AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆27Jul 20, 2026Updated this week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated last month
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆82Jun 24, 2026Updated 3 weeks ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jul 11, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 10 months ago
- ☆27Jun 12, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Ethernet interface modules for Cocotb☆80Jun 20, 2026Updated last month
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- High quality and composable RTL libraries in SystemVerilog☆43Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- Alibaba Cloud AS02MC04 hack☆70Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆16May 22, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- It's a simple demo project for complex-vector current regulator for PMSM, and implements in the platform of TI's TMS320F28379D.☆23Jun 6, 2021Updated 5 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆49Feb 24, 2025Updated last year
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆88May 8, 2026Updated 2 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆26Feb 16, 2024Updated 2 years ago
- ☆18Jul 3, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆849Updated this week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆80Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- NVMe Controller featuring Hardware Acceleration☆115Jun 23, 2021Updated 5 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆30Jul 12, 2024Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆79Jan 3, 2025Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆16Mar 17, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆145Jan 2, 2025Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- Port of original CH32V003 examples for PlatformIO☆14Sep 21, 2024Updated last year
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆33Sep 6, 2024Updated last year
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago