AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆29Aug 29, 2026Updated last month
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Oct 3, 2026Updated last week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to Gbps SerDes. Now for the first time in opensource …☆105Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆96Updated this week
- ☆15Apr 18, 2023Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆106May 8, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- ☆27Jun 12, 2022Updated 4 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- Ethernet interface modules for Cocotb☆82Aug 28, 2026Updated last month
- High quality and composable RTL libraries in SystemVerilog☆56Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- Alibaba Cloud AS02MC04 hack☆79Jul 17, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- A lightweight packet filtering firewall framework for windows platform☆12Jan 31, 2025Updated last year
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- ☆13Jan 25, 2023Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- ☆27Oct 1, 2026Updated last week
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆28Feb 16, 2024Updated 2 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- ☆18Sep 25, 2026Updated 2 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆88Aug 10, 2026Updated 2 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆967Aug 28, 2026Updated last month
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆32Jul 12, 2024Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆18Sep 12, 2023Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆18Mar 17, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆85Jan 3, 2025Updated last year
- Open FPGA Modules☆26Oct 8, 2024Updated 2 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 5 months ago