AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆27Aug 29, 2026Updated this week
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Aug 2, 2026Updated 3 weeks ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆93Aug 18, 2026Updated last week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆82Jul 11, 2026Updated last month
- ☆15Apr 18, 2023Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆101May 8, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- High quality and composable RTL libraries in SystemVerilog☆48Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- Alibaba Cloud AS02MC04 hack☆76Jul 17, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- SystemVerilog file list pruner☆19Updated this week
- A lightweight packet filtering firewall framework for windows platform☆12Jan 31, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 3 months ago
- ☆13Jan 25, 2023Updated 3 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆95May 8, 2026Updated 3 months ago
- The official repository of the local FPGA Development Kit.☆23Apr 30, 2019Updated 7 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 6 months ago
- ☆18Jul 3, 2025Updated last year
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆83Aug 10, 2026Updated 3 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆913Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated last month
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆17Mar 17, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆84Jan 3, 2025Updated last year
- Arduino & Python code to interface with the MLX90640 thermal camera☆11Apr 22, 2024Updated 2 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 4 months ago
- AMD OpenNIC Shell includes the HDL source files☆153Jan 2, 2025Updated last year
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆36Sep 6, 2024Updated last year
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆176Mar 20, 2025Updated last year