AXI, AXI stream, Ethernet, and PCIe components in System Verilog
☆28Aug 29, 2026Updated 3 weeks ago
Alternatives and similar repositories for taxi
Users that are interested in taxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆101Sep 9, 2026Updated last week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆88Updated this week
- ☆15Apr 18, 2023Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆102May 8, 2026Updated 4 months ago
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆27Jun 12, 2022Updated 4 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 3 weeks ago
- Ethernet interface modules for Cocotb☆82Aug 28, 2026Updated 3 weeks ago
- High quality and composable RTL libraries in SystemVerilog☆55Updated this week
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- Alibaba Cloud AS02MC04 hack☆76Jul 17, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog file list pruner☆19Updated this week
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- ☆13Jan 25, 2023Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- ☆26Updated this week
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆99May 8, 2026Updated 4 months ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- ☆18Jul 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆85Aug 10, 2026Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆941Aug 28, 2026Updated 3 weeks ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆32Jul 12, 2024Updated 2 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆18Sep 12, 2023Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆17Mar 17, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆84Jan 3, 2025Updated last year
- Arduino & Python code to interface with the MLX90640 thermal camera☆11Apr 22, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 5 months ago
- AMD OpenNIC Shell includes the HDL source files☆155Jan 2, 2025Updated last year
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆36Sep 6, 2024Updated 2 years ago