maswx / vu13pLinks
国产VU13P加速卡资料
☆83Updated 10 months ago
Alternatives and similar repositories for vu13p
Users that are interested in vu13p are comparing it to the libraries listed below
Sorting:
- ☆80Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆101Updated last year
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆151Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆51Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Updated 2 years ago
- Ethernet switch implementation written in Verilog☆58Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Example designs for FPGA Drive FMC☆284Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆164Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 5 years ago
- understanding of cocotb (In Chinese Only)☆20Updated 8 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 5 months ago
- ☆36Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆39Updated 10 years ago