maswx / vu13pLinks
国产VU13P加速卡资料
☆77Updated 6 months ago
Alternatives and similar repositories for vu13p
Users that are interested in vu13p are comparing it to the libraries listed below
Sorting:
- ☆79Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆74Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- Verilog Ethernet Switch (layer 2)☆48Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆140Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆72Updated last year
- ☆30Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆154Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- PCI express simulation framework for Cocotb☆179Updated 3 weeks ago
- Verilog Ethernet components for FPGA implementation☆20Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago