maswx / vu13pLinks
国产VU13P加速卡资料
☆73Updated 2 months ago
Alternatives and similar repositories for vu13p
Users that are interested in vu13p are comparing it to the libraries listed below
Sorting:
- ☆64Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- Verilog Ethernet Switch (layer 2)☆43Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示 控制器☆55Updated 11 months ago
- NVMe Controller featuring Hardware Acceleration☆88Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆93Updated 9 months ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆20Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆125Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆77Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- ☆51Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆127Updated 5 years ago
- ☆64Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago