maswx / vu13p
国产VU13P加速卡资料
☆70Updated last month
Alternatives and similar repositories for vu13p:
Users that are interested in vu13p are comparing it to the libraries listed below
- ☆58Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆85Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆115Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 10 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆42Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- Ethernet switch implementation written in Verilog☆46Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- YPCB-00338-1P1 Hack☆29Updated 3 months ago
- SDRAM controller with AXI4 interface☆90Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆121Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆118Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆91Updated 8 months ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- ☆64Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆20Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆48Updated 4 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆95Updated last year
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆133Updated last year
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago