国产VU13P加速卡资料
☆83Mar 17, 2025Updated 11 months ago
Alternatives and similar repositories for vu13p
Users that are interested in vu13p are comparing it to the libraries listed below
Sorting:
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆65Nov 12, 2022Updated 3 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆182Sep 9, 2023Updated 2 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- Plug & Play.☆47Nov 29, 2025Updated 3 months ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆72Jan 3, 2025Updated last year
- NVMe Controller featuring Hardware Acceleration☆101Jun 23, 2021Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- Example designs for FPGA Drive FMC☆287Updated this week
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Updated this week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 3 months ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- RoCE v2 hardware and software implementation☆183Sep 26, 2024Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Aug 29, 2022Updated 3 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- 通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可☆17Jul 17, 2025Updated 7 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆785Sep 14, 2023Updated 2 years ago
- Xilinx Virtual Cable implementation for ESP32☆38Jul 23, 2021Updated 4 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆267Nov 13, 2025Updated 3 months ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 8 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- A module for TBT3☆44Dec 31, 2023Updated 2 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆49May 10, 2020Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago