maswx / vu13pLinks
国产VU13P加速卡资料
☆73Updated 3 months ago
Alternatives and similar repositories for vu13p
Users that are interested in vu13p are comparing it to the libraries listed below
Sorting:
- ☆67Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆89Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆94Updated 10 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆44Updated last year
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆20Updated last year
- PCI express simulation framework for Cocotb☆166Updated last month
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆53Updated 4 years ago
- ☆64Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- PCI Express controller model☆57Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆125Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆105Updated last year
- ☆59Updated 4 years ago