Xilinx / AI-Model-ZooLinks
☆76Updated 3 years ago
Alternatives and similar repositories for AI-Model-Zoo
Users that are interested in AI-Model-Zoo are comparing it to the libraries listed below
Sorting:
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆90Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- ☆242Updated 3 years ago
- ☆248Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- An Open Source Deep Learning Inference Engine Based on FPGA☆160Updated 4 years ago
- ☆118Updated 4 years ago
- ☆53Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆84Updated 5 years ago
- ☆35Updated 6 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆263Updated 2 years ago
- ☆131Updated 3 months ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- ☆119Updated 7 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆90Updated 5 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- ☆142Updated 6 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆309Updated 4 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆187Updated last year