Xilinx/AI-Model-Zoo external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/AI-Model-Zoo

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/AI-Model-Zoo)

Close

Xilinx / AI-Model-ZooView on GitHubMore

• External links
• Readme badge

☆79Jul 27, 2022Updated 4 years ago

Alternatives and similar repositories for AI-Model-Zoo

Users that are interested in AI-Model-Zoo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• Xilinx / Vitis-AI

  View on GitHub
  Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
  ☆1,796Feb 24, 2026Updated 5 months ago
• Xilinx / Vitis-AI-Tutorials

  View on GitHub
  ☆511Jan 16, 2026Updated 6 months ago
• gewuek / vitis_ai_custom_platform_flow

  View on GitHub
  This project is trying to create a base vitis platform to run with DPU
  ☆49Jul 8, 2020Updated 6 years ago
• Xilinx / finn-hlslib

  View on GitHub
  Vitis HLS Library for FINN
  ☆226May 27, 2026Updated 2 months ago
• Xilinx / xfopencv

  View on GitHub
  ☆343Jun 16, 2020Updated 6 years ago
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• Xilinx / DPU-PYNQ

  View on GitHub
  DPU on PYNQ
  ☆248Aug 12, 2025Updated 11 months ago
• HirokiNakahara / FPGA_AI_Edge_Contest_2019

  View on GitHub
  Sample scripts for FPGA-based AI Edge Contest 2019
  ☆11Mar 20, 2020Updated 6 years ago
• spcl / SMI

  View on GitHub
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆15Mar 1, 2022Updated 4 years ago
• Xilinx / Vitis_Libraries

  View on GitHub
  Vitis Libraries
  ☆1,116Jun 24, 2026Updated last month
• Avnet / Ultra96-PYNQ

  View on GitHub
  Board files to build Ultra 96 PYNQ image
  ☆159Sep 14, 2025Updated 10 months ago
• peisuke / tf-pose-estimation

  View on GitHub
  Deep Pose Estimation implemented using Tensorflow with Custom Architecture for fast inference.
  ☆12Mar 10, 2018Updated 8 years ago
• Xilinx / ml-suite

  View on GitHub
  Getting Started with Xilinx ML Suite
  ☆337Jan 6, 2021Updated 5 years ago
• Xilinx / CHaiDNN

  View on GitHub
  HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
  ☆339Jul 9, 2019Updated 7 years ago
• Xilinx / qep-drivers

  View on GitHub
  ☆11Jan 8, 2021Updated 5 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• Xilinx / Embedded-Reference-Platforms-User-Guide

  View on GitHub
  Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …
  ☆11Mar 22, 2024Updated 2 years ago
• Xilinx / pyxir

  View on GitHub
  ☆37Jun 1, 2022Updated 4 years ago
• gewuek / vitis_ai_custom_platform_v1.2_tmp

  View on GitHub
  For v1.2 test
  ☆12Sep 5, 2020Updated 5 years ago
• ikwzm / ZynqMP-FPGA-Ubuntu18.04-Ultra96

  View on GitHub
  Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
  ☆19Apr 11, 2020Updated 6 years ago
• Caiyujie007 / OpenVPU

  View on GitHub
  This is an open CNN accelerator for everyone to use
  ☆14Jul 15, 2019Updated 7 years ago
• topic-embedded-products / meta-topic

  View on GitHub
  OpenEmbedded/Yocto layer for topic products. Contains BSP for Miami boards and Florida carriers.
  ☆16Updated this week
• Xilinx / SDSoC-Tutorials

  View on GitHub
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆158Jan 23, 2020Updated 6 years ago
• Xilinx / BNN-PYNQ

  View on GitHub
  Quantized Neural Networks (QNNs) on PYNQ
  ☆705Jan 4, 2022Updated 4 years ago
• Xilinx / XRT

  View on GitHub
  Run Time for AIE and FPGA based platforms
  ☆679Updated this week
• GPUs on demand by Runpod - Special Offer Available • Ad
  Run AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
• Xilinx / Vitis_Accel_Examples

  View on GitHub
  Vitis_Accel_Examples
  ☆604Jun 15, 2026Updated last month
• Xilinx / gemx

  View on GitHub
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆65Nov 7, 2019Updated 6 years ago
• awai54st / LUTNet

  View on GitHub
  ☆67May 6, 2020Updated 6 years ago
• Xilinx / finn-base

  View on GitHub
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆33Aug 17, 2022Updated 3 years ago
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆54Mar 14, 2023Updated 3 years ago
• TadejMurovic / BNN_Deployment

  View on GitHub
  Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing
  ☆12Jun 27, 2019Updated 7 years ago
• Xilinx / QNN-MO-PYNQ

  View on GitHub
  ☆253Oct 13, 2020Updated 5 years ago
• Xilinx / SDAccel_Examples

  View on GitHub
  SDAccel Examples
  ☆360May 20, 2022Updated 4 years ago
• phdegen / object_detection_on_zynq_mpsoc

  View on GitHub
  ☆19Aug 25, 2017Updated 8 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• cornell-zhang / bnn-fpga

  View on GitHub
  Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)
  ☆315Nov 16, 2020Updated 5 years ago
• FPGA4HEP / course_material

  View on GitHub
  ☆35Sep 12, 2019Updated 6 years ago
• Xilinx / vck190-base-trd

  View on GitHub
  ☆17Oct 11, 2022Updated 3 years ago
• sifive / soc-freedom-sifive

  View on GitHub
  e300 and u500 devkits
  ☆10Nov 15, 2020Updated 5 years ago
• IBM / AccDNN

  View on GitHub
  A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
  ☆453Dec 2, 2019Updated 6 years ago
• Xilinx / PYNQ-ComputerVision

  View on GitHub
  Computer Vision Overlays on Pynq
  ☆192Oct 4, 2019Updated 6 years ago
• embedeep / Free-TPU

  View on GitHub
  Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…
  ☆274May 6, 2023Updated 3 years ago