☆76Jul 27, 2022Updated 3 years ago
Alternatives and similar repositories for AI-Model-Zoo
Users that are interested in AI-Model-Zoo are comparing it to the libraries listed below
Sorting:
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,723Feb 24, 2026Updated last week
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- Vitis HLS Library for FINN☆215Updated this week
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- ☆37Jun 1, 2022Updated 3 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- ☆340Jun 16, 2020Updated 5 years ago
- Vitis Libraries☆1,071Feb 10, 2026Updated 2 weeks ago
- ☆65May 6, 2020Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Getting Started with Xilinx ML Suite☆336Jan 6, 2021Updated 5 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆156Jan 23, 2020Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆443Dec 2, 2019Updated 6 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- Run Time for AIE and FPGA based platforms☆651Updated this week
- ☆11Jan 8, 2021Updated 5 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Deep Pose Estimation implemented using Tensorflow with Custom Architecture for fast inference.☆12Mar 10, 2018Updated 7 years ago
- Code to implement the experiments in "Post-training Quantization for Neural Networks with Provable Guarantees" by Jinjie Zhang, Yixuan Zh…☆11Jun 2, 2023Updated 2 years ago
- Computer Vision Overlays on Pynq☆189Oct 4, 2019Updated 6 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Brevitas: neural network quantization in PyTorch☆1,488Updated this week
- ☆243Jun 21, 2022Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago