☆21Jun 16, 2026Updated 3 months ago
Alternatives and similar repositories for soc-prebuilt-firmware
Users that are interested in soc-prebuilt-firmware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parse hardware design information to generate project specific machine configuration☆19Sep 9, 2026Updated last month
- ☆141Jul 16, 2026Updated 2 months ago
- ☆13Apr 15, 2025Updated last year
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- ☆29Jun 15, 2026Updated 4 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated 3 months ago
- Automotive Linux BSP Yocto Layer☆11Sep 18, 2026Updated 3 weeks ago
- Proof-of-concept implementation of the Obelix software hardening framework, based on LLVM.☆12May 22, 2024Updated 2 years ago
- SyzTrust's main repository. Start here to install.☆19Feb 29, 2024Updated 2 years ago
- "Das U-Boot" Source Tree with SolidRun BSP vendor branches☆14Sep 1, 2026Updated last month
- A tool for estimating a system's information leakage via Machine Learning☆10Jun 28, 2024Updated 2 years ago
- ☆14Jul 11, 2022Updated 4 years ago
- Python productivity for RFSoC platforms☆105Sep 29, 2026Updated 2 weeks ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Nov 28, 2024Updated last year
- The Core Flight System (cFS) Checksum (CS) application.☆36Sep 24, 2026Updated 2 weeks ago
- ☆12Feb 19, 2026Updated 7 months ago
- Hog (HDL-on-git) is an open-source tool to manage FPGA projects on git☆85Updated this week
- A library to handle several CCSDS routines☆13Aug 8, 2022Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- How to create, train and quantize network, then integrate it into pre/post image processing and generate CUDA C++ code for targeting Jets…☆12May 7, 2025Updated last year
- ☆14Sep 17, 2026Updated 3 weeks ago
- ☆22Jul 13, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool used to create ADI Kuiper Linux userspace images☆22Oct 8, 2026Updated last week
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Apr 22, 2024Updated 2 years ago
- Historical Vue, TypeScript, MySQL, and Docker Compose starter kit for Daptin.☆14Mar 2, 2018Updated 8 years ago
- The Core Flight System (cFS) Sample Library (sample_lib)☆12Oct 8, 2026Updated last week
- Currently Learning Rust☆16Aug 11, 2022Updated 4 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- The Core Flight System (cFS) Table CRC Tool (tblCRCTool)☆16Oct 8, 2026Updated last week
- bootgen source code☆64Sep 9, 2026Updated last month
- Cross compiling Rust for different architectures and operating systems☆14Jul 30, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆29May 18, 2025Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 8 months ago
- 한림대학교 오픈소스 SW 교육센터☆11Jan 30, 2020Updated 6 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Baremetal program to visualize x86_64 CPU state☆18Feb 19, 2026Updated 7 months ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆18Feb 19, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago