strath-sdr / pynq_agcLinks
Demonstration of Automatic Gain Control with PYNQ
☆15Updated 3 years ago
Alternatives and similar repositories for pynq_agc
Users that are interested in pynq_agc are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 8 months ago
- Python productivity for RFSoC platforms☆78Updated last month
- RFSoC Spectrum Analyser Module on PYNQ.☆83Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆113Updated last year
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆75Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆26Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- ☆19Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated last week
- Python interface to PCIE☆39Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago