strath-sdr / pynq_agcLinks
Demonstration of Automatic Gain Control with PYNQ
☆14Updated 2 years ago
Alternatives and similar repositories for pynq_agc
Users that are interested in pynq_agc are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- ☆19Updated 3 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆55Updated 2 months ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago