strath-sdr / pynq_agc
Demonstration of Automatic Gain Control with PYNQ
☆12Updated 2 years ago
Alternatives and similar repositories for pynq_agc:
Users that are interested in pynq_agc are comparing it to the libraries listed below
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆71Updated 7 months ago
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- ☆18Updated 3 years ago
- Extensible FPGA control platform☆57Updated last year
- PYNQ-ZU, XUP UltraScale+ MPSoC academic board☆21Updated 5 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆17Updated 11 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated last week
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Python interface to PCIE☆39Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆52Updated 3 weeks ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago