Alternatives and similar repositories for vck190-base-trd

Users that are interested in vck190-base-trd are comparing it to the libraries listed below

• Xilinx / Vitis_Embedded_Platform_Source
  ☆133Updated last month
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆52Updated 5 years ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 4 years ago
• learnwithexamples / learnsystemc
  Learn systemC with examples
  ☆123Updated 2 years ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆54Updated 7 years ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆65Updated last week
• Xilinx / PYNQ_Composable_Pipeline
  PYNQ Composabe Overlays
  ☆73Updated last year
• Xilinx / systemctlm-cosim-demo
  QEMU libsystemctlm-soc co-simulation demos.
  ☆156Updated 6 months ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆157Updated 2 months ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆94Updated 6 years ago
• hlslibs / ac_ml
  Algorithmic C Machine Learning Library
  ☆26Updated last week
• Xilinx / kria-vitis-platforms
  Kria Vitis platforms and overlays
  ☆107Updated 6 months ago
• isuckatdrifting / Zeus
  NVDLA small config implementation on Zynq ZCU104 (evaluation)
  ☆24Updated 6 years ago
• amiq-consulting / image-upscaling-CNN
  How to Accelerate an Image Upscaling CNN on FPGA Using HLS
  ☆24Updated 4 years ago
• dcblack / ModernSystemC
  Example code for Modern SystemC using Modern C++
  ☆67Updated 3 years ago
• gewuek / vitis_ai_custom_platform_flow
  This project is trying to create a base vitis platform to run with DPU
  ☆48Updated 5 years ago
• Xilinx / pcie-model
  PCI Express controller model
  ☆69Updated 3 years ago
• Xilinx / xup_fpga_vivado_flow
  AMD Xilinx University Program Vivado tutorial
  ☆42Updated 2 years ago
• zeasa / nvdla-compiler
  ☆46Updated 6 years ago
• jefflieu / HLS-Tiny-Tutorials
  This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL
  ☆28Updated 4 years ago
• dcblack / sc-platform
  Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0
  ☆26Updated 3 years ago
• Minres / SystemC-Components
  A SystemC productivity library: https://minres.github.io/SystemC-Components/
  ☆124Updated last week
• Muriukidavid / systemc-examples
  A repository for SystemC Learning examples
  ☆72Updated 3 years ago
• Xilinx / SDSoC-Tutorials
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆155Updated 5 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆40Updated last year
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆108Updated 7 years ago
• Xilinx / SDSoC_Examples
  ☆83Updated 5 years ago
• ucb-bar / uciedigital
  An open-source UCIe controller implementation
  ☆76Updated this week
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆232Updated 3 months ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆136Updated 2 months ago