Parse hardware design information to generate project specific machine configuration
☆19Jul 8, 2026Updated last month
Alternatives and similar repositories for gen-machine-conf
Users that are interested in gen-machine-conf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Jun 15, 2026Updated last month
- ☆20Jun 16, 2026Updated last month
- Yocto Explorer: is a command line tool to ease the manipulation of files under the directory structure adopted by O.S. Systems to organiz…☆10Jun 5, 2026Updated 2 months ago
- Repo Manifests for the Yocto Project Build System☆50Jun 15, 2026Updated last month
- Tool used to create ADI Kuiper Linux userspace images☆21Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Apr 17, 2022Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- A Yocto meta-layer for generating CycloneDX SBOMs☆15Jun 13, 2025Updated last year
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- bootgen source code☆62Aug 3, 2026Updated last week
- JESD204 Eye Scan Visualization Utility☆19Jul 22, 2026Updated 2 weeks ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 11 months ago
- The Core Flight System (cFS) Checksum (CS) application.☆36Aug 4, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example ESP32 app using rm67162 OLED display☆13Jul 5, 2026Updated last month
- Standalone C++ HID report protocol/descriptor library☆15Jul 14, 2026Updated 3 weeks ago
- ☆10Jun 15, 2026Updated last month
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 4 years ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆179Jul 22, 2026Updated 2 weeks ago
- Vitis Video Analytics SDK☆48Apr 25, 2024Updated 2 years ago
- The Core Flight System (cFS) Sample Library (sample_lib)☆12May 18, 2026Updated 2 months ago
- ☆10May 20, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- ☆170Jan 9, 2026Updated 7 months ago
- ☆16Apr 10, 2025Updated last year
- Class for scoped protection against denormal numbers in pure C++☆10Jul 28, 2019Updated 7 years ago
- The Core Flight System (cFS) Table CRC Tool (tblCRCTool)☆16Jul 27, 2026Updated 2 weeks ago
- A C++ event-driven execution platform.☆19Mar 19, 2026Updated 4 months ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 6 months ago
- RP2040 PIO-based PDM input to I2S output example☆15Sep 12, 2023Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆22Jul 5, 2026Updated last month
- VHDL plugin for RgGen☆15Jul 1, 2026Updated last month
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago
- VS Code Torizon Integrated Development Environment Templates☆22Updated this week
- Example SDL3 application for ESP32☆16Apr 14, 2025Updated last year
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- A minimal makefile build environment for Xilinx FPGAs☆23Aug 23, 2021Updated 4 years ago