Alternatives and similar repositories for gen-machine-conf

Users that are interested in gen-machine-conf are comparing it to the libraries listed below

• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated last month
• litex-hub / zephyr-on-litex-vexriscv
  ☆14Updated last week
• gnuradio / gr-verilog
  ☆18Updated 2 years ago
• antmicro / virtex-ultrascale-pcie
  ☆14Updated last year
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆34Updated 4 months ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆28Updated 5 years ago
• gnuradio / gr-cuda
  CUDA Custom Buffers and example blocks
  ☆20Updated 2 years ago
• stevehoover / 1st-CLaaS
  Developing Smith Waterman accelerators on F1 instances using 1st CLaaS
  ☆12Updated 2 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• Xilinx / bootgen
  bootgen source code
  ☆46Updated last week
• TinyTapeout / tinytapeout-08
  Tiny Tapeout 8
  ☆13Updated 6 months ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• Risto97 / PeakRDL-halcpp
  C++ 17 Hardware abstraction layer generator from systemrdl
  ☆12Updated last month
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆31Updated 4 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆60Updated 2 weeks ago
• PandABlocks / PandABlocks-FPGA
  VHDL functional blocks with their simulations and test sequences
  ☆21Updated this week
• SystemRDL / PeakRDL-cheader
  ☆11Updated 3 weeks ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  PolarFire SoC yocto Board Support Package
  ☆56Updated 3 months ago
• altera-fpga / meta-intel-fpga-refdes
  This repository contains Yocto Project application and customization meta layer for GSRD(Golden Software Reference Design)
  ☆15Updated 3 months ago
• chipsalliance / f4pga-xc-fasm2bels
  Library to convert a FASM file into BELs importable into Vivado.
  ☆13Updated last year
• lowRISC / sunburst-chip
  An open silicon CHERIoT Ibex microcontroller chip
  ☆15Updated last month
• RTEMS / rtems-source-builder
  Mirror only see https://gitlab.rtems.org/rtems/tools/rtems-source-builder
  ☆40Updated this week
• ultraembedded / armv6m-sim
  Simple instruction set simulator for ARMv6-M (Cortex M0)
  ☆16Updated 6 years ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆56Updated 3 months ago
• zhuzhizhan / ufs
  Universal Flash Storage
  ☆9Updated 4 years ago
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆15Updated 3 years ago
• Paebbels / PicoBlaze-Library
  The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…
  ☆36Updated 4 years ago
• zephyrproject-rtos / zephyr-testing
  Test Repo, Do not clone! Use zephyr repo instead
  ☆16Updated 3 weeks ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆16Updated this week