fpga-design-contest / ad-refkitLinks
autonomous driving contest reference kit
☆10Updated 3 years ago
Alternatives and similar repositories for ad-refkit
Users that are interested in ad-refkit are comparing it to the libraries listed below
Sorting:
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Updated 5 years ago
- ☆14Updated 5 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆354Updated last year
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- ☆118Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆162Updated last month
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆65Updated 5 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Updated 5 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Original FPGA platform☆68Updated last week
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Avnet Board Definition Files☆134Updated 2 months ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆23Updated 3 years ago
- ☆15Updated 4 years ago
- Vitis Repository for Avnet Designs☆10Updated 3 months ago
- Caffe to VHDL☆67Updated 5 years ago
- RISC-V RV32IMAFC Core for MCU☆38Updated 5 months ago
- ☆46Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- ☆15Updated 5 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆105Updated 5 months ago