fpga-design-contest / ad-refkit
autonomous driving contest reference kit
☆10Updated 3 years ago
Alternatives and similar repositories for ad-refkit:
Users that are interested in ad-refkit are comparing it to the libraries listed below
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Updated 4 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆26Updated 3 years ago
- ☆14Updated 5 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆154Updated 3 months ago
- Original FPGA platform☆59Updated this week
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 8 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆103Updated last month
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago
- Vitis Repository for Avnet Designs☆9Updated 5 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- ☆84Updated 9 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆180Updated 5 years ago
- Caffe to VHDL☆67Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- ☆83Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Implementation VexRiscv on ultra96☆12Updated 2 years ago
- ☆57Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 4 months ago
- Basic Common Modules☆37Updated 3 months ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 5 years ago