yss9701 / Ultra96-Yolov4-tiny-and-Yolo-Fastest
Yolov4-tiny and Yolo-Fastest (Tensorflow2) is used to detect vehicles on Ultra96-v2 board, and we support model pruning.
☆30Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Ultra96-Yolov4-tiny-and-Yolo-Fastest
- ☆35Updated 5 years ago
- Model deployment, Yolov4, xilinx, Ultra96_v2.☆15Updated 3 years ago
- Low Precision(quantized) Yolov5☆31Updated 9 months ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- ☆45Updated last year
- In this repository using the sparse training, group channel pruning and knowledge distilling for YOLOV4,☆31Updated last year
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆21Updated 2 years ago
- ☆26Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆24Updated 2 years ago
- ☆24Updated 3 years ago
- Quantize,Pytorch,Vgg16,MobileNet☆41Updated 3 years ago
- Low-Precision YOLO on PYNQ with FINN☆26Updated 11 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- prune filters and layers for yolov3☆9Updated 2 years ago
- it is a set for all the respository of the project.☆95Updated 5 years ago
- ☆53Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…☆15Updated 2 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆17Updated last year
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆17Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆42Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago