Alternatives and similar repositories for Zynq_Project:

Users that are interested in Zynq_Project are comparing it to the libraries listed below

• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 9 years ago
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆29Updated 8 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆67Updated 7 years ago
• gtjennings1 / UPDuino-OV7670-Camera
  Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module
  ☆21Updated 7 years ago
• circuitvalley / USB3_MIPI_CSI2_RX_V2_Crosslink_NX
  MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…
  ☆51Updated last week
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆35Updated 5 years ago
• sam210723 / fpga
  Collection of projects for various FPGA development boards
  ☆43Updated 9 months ago
• patocarr / axi-traffic-gen
  File editor for the Xilinx AXI Traffic Generator IP
  ☆15Updated 2 months ago
• skristiansson / i2s
  i2s core, with support for both transmit and receive
  ☆29Updated 6 years ago
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆18Updated 5 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆22Updated 9 years ago
• delhatch / Zynq_UDP
  Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
  ☆24Updated 3 years ago
• Architech-Silica / HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver
  Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.
  ☆14Updated 9 years ago
• laurivosandi / hdl
  Collection of hardware description languages writings and code snippets
  ☆27Updated 10 years ago
• knielsen / ice40-stm32-sdram
  Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA
  ☆26Updated 8 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆57Updated last year
• m-labs / tdc-core
  A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
  ☆59Updated 10 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆42Updated 3 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆39Updated 4 years ago
• AnttiLukats / OZOM-Model-A
  Open Hardware Zynq System on Module
  ☆29Updated 9 years ago
• gtaylormb / ultra96v2_imx219_to_displayport
  Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL
  ☆69Updated 3 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆41Updated last month
• hdl-util / mipi-csi-2
  Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA
  ☆67Updated 4 years ago
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆46Updated 3 years ago
• hellgate202 / csi2_rx
  MIPI CSI-2 RX
  ☆31Updated 3 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 9 years ago
• antmicro / zynq-video-board
  Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.
  ☆56Updated last year
• ShoeShi / FPGA-OV7670-cam
  VHDL/FPGA/OV7670
  ☆31Updated 8 years ago
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated 2 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆16Updated 4 years ago