☆26Mar 5, 2026Updated this week
Alternatives and similar repositories for axi-pcie-core
Users that are interested in axi-pcie-core are comparing it to the libraries listed below
Sorting:
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- ☆18May 5, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 4 years ago
- ☆14Sep 14, 2017Updated 8 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- This project parallelized the process of AES encryption with CUDA. We can enhance the overall speedup to 3 times than the original serial…☆17Jan 30, 2018Updated 8 years ago
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 4 months ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆24Jan 7, 2026Updated 2 months ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 6 months ago
- Stable, non-KVM version of PTLsim.☆29Feb 16, 2016Updated 10 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- Simulator of pic32 microcontroller, based on OVPsim☆16Jan 17, 2015Updated 11 years ago
- Some code for calculating cosmological distances☆14Aug 8, 2016Updated 9 years ago
- Quantum Color Centers Analysis Toolbox☆14Jan 28, 2026Updated last month
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 5 months ago
- High-contrast End-to-End Performance Simulator☆14Feb 9, 2026Updated 3 weeks ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆45Jul 27, 2018Updated 7 years ago
- COSI's second data challenge☆10Jan 6, 2025Updated last year
- Define your science modules to add values to Fink alerts!☆13Feb 27, 2026Updated last week
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- PC based on 65816☆16Jul 9, 2022Updated 3 years ago
- ☆12Dec 22, 2025Updated 2 months ago