☆27Jun 2, 2026Updated 2 weeks ago
Alternatives and similar repositories for axi-pcie-core
Users that are interested in axi-pcie-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Processor support packages☆21Feb 2, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- ☆14Sep 14, 2017Updated 8 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 months ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 5 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆37Dec 24, 2024Updated last year
- This project parallelized the process of AES encryption with CUDA. We can enhance the overall speedup to 3 times than the original serial…☆17Jan 30, 2018Updated 8 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V CSR Access Routines☆15Dec 27, 2022Updated 3 years ago
- ☆13Jun 12, 2024Updated 2 years ago
- Black Duck Detect plugin for Jenkins☆12May 11, 2026Updated last month
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆16May 25, 2026Updated 3 weeks ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Stable, non-KVM version of PTLsim.☆29Feb 16, 2016Updated 10 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 7 months ago
- ☆18Jul 23, 2018Updated 7 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 8 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- PCI express simulation framework for Cocotb☆206Sep 8, 2025Updated 9 months ago
- ☆31May 31, 2023Updated 3 years ago
- A conda-smithy repository for memory_profiler.☆12Apr 22, 2026Updated last month
- ☆21Jun 12, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆12Jan 19, 2022Updated 4 years ago
- Decentralized network framework. In development☆15Apr 28, 2026Updated last month
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- A huge VHDL library for FPGA and digital ASIC development☆465Updated this week
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆15Feb 17, 2025Updated last year
- 面向可信执行环境的OS。☆12May 9, 2025Updated last year