NetSys / irn-vivado-hlsView external linksLinks
IRN's packet processing logic synthesized using Xilinx Vivado HLS
☆23Dec 14, 2018Updated 7 years ago
Alternatives and similar repositories for irn-vivado-hls
Users that are interested in irn-vivado-hls are comparing it to the libraries listed below
Sorting:
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- ☆31May 1, 2022Updated 3 years ago
- ☆54Jun 22, 2022Updated 3 years ago
- ☆46Dec 15, 2021Updated 4 years ago
- ☆21Apr 2, 2023Updated 2 years ago
- ☆20May 26, 2021Updated 4 years ago
- ☆397Oct 4, 2023Updated 2 years ago
- RDMA programming example☆19Aug 26, 2023Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 2 years ago
- ☆149Jun 15, 2025Updated 7 months ago
- ☆10Jan 15, 2023Updated 3 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- ☆24Jul 21, 2022Updated 3 years ago
- Demystifying Datapath Accelerator Enhanced Off-path SmartNIC [ICNP24]☆56Dec 5, 2024Updated last year
- ☆11Apr 12, 2021Updated 4 years ago
- ☆17Sep 30, 2023Updated 2 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆12Jun 24, 2022Updated 3 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- RET code☆11Mar 28, 2023Updated 2 years ago
- ☆49Dec 10, 2019Updated 6 years ago
- ☆15Apr 18, 2023Updated 2 years ago
- ☆14Dec 26, 2022Updated 3 years ago
- mTCP: A Highly Scalable User-level TCP Stack for Multicore Systems☆13Nov 30, 2022Updated 3 years ago
- TAS is a drop-in highly CPU efficient and scalable TCP acceleration service.☆91Jul 24, 2023Updated 2 years ago
- ☆15Sep 10, 2017Updated 8 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- ESnet general-purpose FPGA design library.☆14Jan 20, 2026Updated 3 weeks ago
- ☆34Dec 24, 2015Updated 10 years ago
- ☆33Oct 9, 2017Updated 8 years ago
- Equal-Cost MultiPath (ECMP) Implementation in ns-3☆28Jan 10, 2019Updated 7 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- Approximating Push-In First-Out Behaviors using Strict-Priority Queues☆57Jul 12, 2025Updated 7 months ago
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Dec 21, 2020Updated 5 years ago