IRN's packet processing logic synthesized using Xilinx Vivado HLS
☆24Dec 14, 2018Updated 7 years ago
Alternatives and similar repositories for irn-vivado-hls
Users that are interested in irn-vivado-hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆31May 1, 2022Updated 4 years ago
- ☆22Apr 2, 2023Updated 3 years ago
- ☆160Jun 15, 2025Updated last year
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- ☆56Jun 22, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FlowBlaze: Stateful Packet Processing in Hardware☆72Updated this week
- ☆412Oct 4, 2023Updated 2 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Jul 2, 2019Updated 7 years ago
- ☆48Dec 15, 2021Updated 4 years ago
- RDMA programming example☆19Aug 26, 2023Updated 2 years ago
- RET code☆11Mar 28, 2023Updated 3 years ago
- mTCP: A Highly Scalable User-level TCP Stack for Multicore Systems☆13Nov 30, 2022Updated 3 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆31Oct 24, 2020Updated 5 years ago
- ☆20May 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Apr 12, 2021Updated 5 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- NS3 simulator for RDMA load balancing☆102Oct 20, 2024Updated last year
- Demystifying Datapath Accelerator Enhanced Off-path SmartNIC [ICNP24]☆61Dec 5, 2024Updated last year
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 4 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- This is an official GitHub repository for the paper, "Towards timeout-less transport in commodity datacenter networks.".☆15Sep 7, 2022Updated 3 years ago
- SMC-LTL: SMC-Based LTL MultiRobot Motion Planner☆14Jul 24, 2023Updated 2 years ago
- ☆21Jan 31, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- NS3 simulator for RDMA over Converged Ethernet v2 (RoCEv2), including the implementation of DCQCN, TIMELY, PFC, ECN and shared buffer swi…☆360Aug 16, 2018Updated 7 years ago
- ☆25Jul 21, 2022Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- NDP datacenter stack☆81Apr 25, 2023Updated 3 years ago
- Equal-Cost MultiPath (ECMP) Implementation in ns-3☆29Jan 10, 2019Updated 7 years ago
- ☆18Dec 11, 2023Updated 2 years ago
- Packet-level simulation code to model Opera and other networks from the 2020 NSDI paper "Expanding across time to deliver bandwidth effic…☆15Jun 10, 2020Updated 6 years ago
- A proof of concept implementation of PowerTCP within Linux Kernel☆21Jan 22, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- Artifacts for the "Caching with Delayed Hits" paper that appears in SIGCOMM '20.☆21Feb 26, 2021Updated 5 years ago
- ☆17Sep 30, 2023Updated 2 years ago
- ☆34Dec 24, 2015Updated 10 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago