strath-sdr / rfsoc_studioLinks
The Strathclyde RFSoC Studio Installer for PYNQ.
☆32Updated 2 years ago
Alternatives and similar repositories for rfsoc_studio
Users that are interested in rfsoc_studio are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- Python productivity for RFSoC platforms☆79Updated 2 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- ☆19Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆83Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆26Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆115Updated last year
- Vitis Model Composer Examples and Tutorials☆105Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆65Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆39Updated 5 years ago