strath-sdr / rfsoc_studio
The Strathclyde RFSoC Studio Installer for PYNQ.
☆26Updated last year
Related projects ⓘ
Alternatives and complementary repositories for rfsoc_studio
- Demonstration of Automatic Gain Control with PYNQ☆11Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- ☆18Updated 3 years ago
- Python productivity for RFSoC platforms☆57Updated 6 months ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆31Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆56Updated 4 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆20Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆15Updated 5 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 4 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆50Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆17Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆147Updated last year
- Extensible FPGA control platform☆54Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆43Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆75Updated this week
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆54Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆35Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Python interface to PCIE☆38Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago