strath-sdr / rfsoc_studioLinks
The Strathclyde RFSoC Studio Installer for PYNQ.
☆32Updated 2 years ago
Alternatives and similar repositories for rfsoc_studio
Users that are interested in rfsoc_studio are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated last year
- ☆19Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆66Updated 3 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆61Updated 3 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆184Updated last year
- Various utilities for working with FPGAs☆13Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week