strath-sdr / rfsoc_studio
The Strathclyde RFSoC Studio Installer for PYNQ.
☆27Updated 2 years ago
Alternatives and similar repositories for rfsoc_studio:
Users that are interested in rfsoc_studio are comparing it to the libraries listed below
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- ☆18Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆32Updated last year
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆71Updated 7 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Extensible FPGA control platform☆57Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆161Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- PYNQ-ZU, XUP UltraScale+ MPSoC academic board☆21Updated 5 months ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- A collection of Opal Kelly provided design resources☆15Updated 4 months ago
- Open FPGA Modules☆23Updated 4 months ago
- Gaussian noise generator Verilog IP core☆30Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago