strath-sdr / rfsoc_studio
The Strathclyde RFSoC Studio Installer for PYNQ.
☆31Updated 2 years ago
Alternatives and similar repositories for rfsoc_studio:
Users that are interested in rfsoc_studio are comparing it to the libraries listed below
- An RFSoC Frequency Planner developed using Python.☆26Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆36Updated last year
- Python productivity for RFSoC platforms☆67Updated 11 months ago
- Demonstration of Automatic Gain Control with PYNQ☆13Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆77Updated 10 months ago
- ☆19Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆60Updated 4 years ago
- Board repo for the ZCU216 RFSOC☆27Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆21Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆65Updated 2 months ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆178Updated last year
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆38Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆56Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆25Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆57Updated this week