Xilinx / HPCG_FPGALinks
☆9Updated 3 years ago
Alternatives and similar repositories for HPCG_FPGA
Users that are interested in HPCG_FPGA are comparing it to the libraries listed below
Sorting:
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- matrix-coprocessor for RISC-V☆19Updated 2 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated 11 months ago
- ☆33Updated 10 months ago
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 5 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆20Updated last year
- FPGA version of Rodinia in HLS C/C++☆38Updated 4 years ago
- ☆31Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- ☆59Updated this week
- Tutorial Material from the SST Team☆21Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆29Updated 6 years ago
- Next generation CGRA generator☆112Updated last week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Algorithmic C Machine Learning Library☆25Updated 6 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆22Updated last week
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated last week