Xilinx / HPCG_FPGALinks
☆9Updated 3 years ago
Alternatives and similar repositories for HPCG_FPGA
Users that are interested in HPCG_FPGA are comparing it to the libraries listed below
Sorting:
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- ☆29Updated 6 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆33Updated 4 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- ☆30Updated this week
- matrix-coprocessor for RISC-V☆16Updated last month
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- ☆19Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- ☆15Updated 2 years ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆16Updated last year
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- RISC-V SST CPU Component☆24Updated this week
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- Tutorial Material from the SST Team☆19Updated this week
- FPGA version of Rodinia in HLS C/C++☆35Updated 4 years ago
- ☆14Updated 4 months ago
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year