OCT-FPGA / OCT-Tutorials
☆25Updated last month
Related projects ⓘ
Alternatives and complementary repositories for OCT-Tutorials
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- ☆57Updated last year
- ☆84Updated 9 months ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- CGRA Compilation Framework☆81Updated last year
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆21Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- EQueue Dialect☆39Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆23Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆21Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- ☆87Updated 8 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆36Updated last month