Xilinx / PYNQ-BOTLinks
☆29Updated 7 years ago
Alternatives and similar repositories for PYNQ-BOT
Users that are interested in PYNQ-BOT are comparing it to the libraries listed below
Sorting:
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- PYNQ Composabe Overlays☆73Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 3 weeks ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- Computer Vision Overlays on Pynq☆187Updated 6 years ago
- ☆90Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆109Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- DPU on PYNQ☆228Updated last month
- ☆117Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- Pynq projects and guides☆29Updated 7 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- ☆83Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆161Updated 8 years ago
- ☆249Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated 2 years ago
- Kria Vitis platforms and overlays☆106Updated 4 months ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- ☆68Updated 6 years ago