Xilinx / PYNQ-BOT
☆27Updated 6 years ago
Alternatives and similar repositories for PYNQ-BOT:
Users that are interested in PYNQ-BOT are comparing it to the libraries listed below
- PYNQ Composabe Overlays☆70Updated 8 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆98Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- Pynq projects and guides☆27Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆103Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 2 months ago
- ☆83Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆148Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆23Updated 2 years ago
- ☆88Updated 4 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 3 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆67Updated last year
- ☆105Updated 5 years ago
- ☆60Updated 6 years ago
- Networking Overlay on PYNQ☆48Updated 5 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- ☆43Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆48Updated 5 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago