Xilinx / PYNQ-BOTLinks
☆29Updated 7 years ago
Alternatives and similar repositories for PYNQ-BOT
Users that are interested in PYNQ-BOT are comparing it to the libraries listed below
Sorting:
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- ☆108Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- DPU on PYNQ☆224Updated last year
- ☆89Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 5 years ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆48Updated 6 years ago
- Pynq projects and guides☆28Updated 6 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- Kria Vitis platforms and overlays☆103Updated 2 months ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- ☆118Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Xilinx Deep Learning IP☆92Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- PYNQ support and examples for Kria SOMs☆109Updated 10 months ago
- ☆84Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Caffe to VHDL☆67Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago