Xilinx / PYNQ-BOT
☆28Updated 7 years ago
Alternatives and similar repositories for PYNQ-BOT:
Users that are interested in PYNQ-BOT are comparing it to the libraries listed below
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 7 years ago
- PYNQ Composabe Overlays☆71Updated 10 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- ☆87Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- DPU on PYNQ☆219Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆108Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆106Updated 5 years ago
- ☆83Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆106Updated 8 months ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Pynq projects and guides☆27Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆72Updated last year
- Vitis Model Composer Examples and Tutorials☆98Updated last week
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆70Updated last year
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- ☆89Updated last year
- Kria Vitis platforms and overlays☆99Updated last month
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆109Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago