tkat0 / pynqmmult
"mmult" example using SDSoC for PYNQ board
☆11Updated 8 years ago
Alternatives and similar repositories for pynqmmult:
Users that are interested in pynqmmult are comparing it to the libraries listed below
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 8 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆29Updated 7 years ago
- ☆29Updated 7 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Updated 7 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 8 months ago
- PYNQ-Z1 board files for Vivado☆34Updated 3 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Xilinx Contest Kshitij 2019☆19Updated last year
- Hot & Spicy tool suite☆23Updated 3 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- ☆83Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆104Updated 3 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 7 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- ☆23Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- ☆53Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Updated 9 months ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆17Updated 10 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago