Alternatives and similar repositories for pynqmmult

Users that are interested in pynqmmult are comparing it to the libraries listed below

• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 8 years ago
• PeterOgden / PYNQ_image
  Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…
  ☆20Updated 8 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆108Updated 9 months ago
• tukl-msd / LSTM-PYNQ
  ☆28Updated 7 years ago
• fixstars / ultra96_design
  Repository of HW design and SW for Ultra96 board + MIPI board
  ☆17Updated 6 years ago
• casalebrunet / pynq_dma
  PYNQ DMA benchmark project
  ☆12Updated 8 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆34Updated 7 years ago
• Digilent / reVISION-Zybo-Z7-20
  ☆12Updated 7 years ago
• ReconOS / reconos
  ReconOS - Operating System for Reconfigurable Hardware
  ☆29Updated 3 years ago
• LEAP-FPGA / leap-documentation
  ☆24Updated 9 years ago
• szellmann / burst
  A C++ template library for FPGAs on top of Xilinx Vivado HLS
  ☆14Updated 8 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 6 years ago
• maltevesper / JetStream-driver
  ☆14Updated 9 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 9 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• AWB-Tools / awb
  Architect's workbench
  ☆10Updated 9 years ago
• ekiwi / pynq
  PYNQ with Chisel and Rust
  ☆26Updated 7 years ago
• malkadi / FGPU_IPython
  ☆25Updated 7 years ago
• lp6m / ImageDetectionHW2
  HOG + SVM on FPGA
  ☆27Updated 4 years ago
• wady101 / Embedded-System-Design-Flow-on-Zynq
  Updated version of the XUP Workshops
  ☆18Updated 7 years ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆53Updated 3 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆44Updated 9 years ago
• kazuyamashi / cReComp
  ☆13Updated 7 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 9 years ago
• HirokiNakahara / GUINNESS
  GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
  ☆181Updated 6 years ago
• maltevesper / JetStream-hardware
  ☆21Updated 9 years ago
• Xilinx / PYNQ-Networking
  Networking Overlay on PYNQ
  ☆50Updated 6 years ago