tkat0 / pynqmmultLinks
"mmult" example using SDSoC for PYNQ board
☆11Updated 8 years ago
Alternatives and similar repositories for pynqmmult
Users that are interested in pynqmmult are comparing it to the libraries listed below
Sorting:
- ☆28Updated 7 years ago
- ☆12Updated 7 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 11 months ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 8 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Hot & Spicy tool suite☆23Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆24Updated 9 years ago
- ☆14Updated 9 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆15Updated 8 months ago
- ☆26Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- ☆55Updated 3 years ago
- Updated version of the XUP Workshops☆18Updated 7 years ago
- Architect's workbench☆10Updated 9 years ago
- ☆54Updated last year
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Updated 9 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Updated 10 years ago
- Zynq PR Management☆13Updated 9 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Updated 8 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 8 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Updated 7 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- HOG + SVM on FPGA☆27Updated 5 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago