PeterOgden / PYNQ_imageView external linksLinks
Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is now part of the man PYNQ repo.
☆20Feb 21, 2017Updated 8 years ago
Alternatives and similar repositories for PYNQ_image
Users that are interested in PYNQ_image are comparing it to the libraries listed below
Sorting:
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- An implementation of RISC-V☆48Dec 11, 2025Updated 2 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- ☆17Sep 15, 2015Updated 10 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- ☆28Feb 21, 2018Updated 7 years ago
- Zephyr port to riscv architecture☆23Jul 13, 2017Updated 8 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Dec 19, 2016Updated 9 years ago
- ☆30Mar 21, 2018Updated 7 years ago
- Sources of the Xyna Factory Server, Xyna runtime applications (like GuiHttp or gitintegration), and installation scripts.☆17Updated this week
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- verilog FPGA code for NeTV☆63May 7, 2012Updated 13 years ago
- Smart Life API☆13Dec 6, 2017Updated 8 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆10Mar 31, 2015Updated 10 years ago
- ML.NET playground☆13Jun 14, 2019Updated 6 years ago
- PYNQ-Z1 board files for Vivado☆35Jan 8, 2022Updated 4 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Repositorio utilizado para el Curso de Hadoop en Platzi☆11Dec 9, 2020Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Dec 15, 2021Updated 4 years ago
- SIMPLE Solver For CFD Flows☆10Aug 15, 2016Updated 9 years ago
- JEDI-net: a jet identification algorithm based on interaction networks☆10Aug 16, 2020Updated 5 years ago
- SDSoC platforms for Digilent Zynq boards☆12Mar 2, 2017Updated 8 years ago