Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is now part of the man PYNQ repo.
☆20Feb 21, 2017Updated 9 years ago
Alternatives and similar repositories for PYNQ_image
Users that are interested in PYNQ_image are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python FIR Filter Package for Xilinx Pynq Board☆31Apr 5, 2018Updated 8 years ago
- An implementation of RISC-V☆54Jul 14, 2026Updated last month
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆23Dec 17, 2015Updated 10 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A sample Qt HMI sdk to use with sdl_core, which encapsulated json parser☆10Jan 2, 2019Updated 7 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- ☆15Jan 30, 2013Updated 13 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 4 months ago
- Integration Guidelines for SDL Core into the vehicle HMI☆12Oct 26, 2022Updated 3 years ago
- ☆17Sep 15, 2015Updated 10 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 10 years ago
- ☆12Jun 4, 2018Updated 8 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Zephyr port to riscv architecture☆23Jul 13, 2017Updated 9 years ago
- SIMPLE Solver For CFD Flows☆10Aug 15, 2016Updated 10 years ago
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Implementation of SIMPLE CFD algorythm. University of Toronto☆11Jan 17, 2019Updated 7 years ago
- ☆30Mar 21, 2018Updated 8 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Hot & Spicy tool suite☆23Jan 4, 2022Updated 4 years ago
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 以嵌入式stm32单片机为控制芯片，用SIM800c实现联网通信，以阿里云服务器为通信中介及数据中心，以PHP网页为通信媒介，Android软件为用户交互工具的物联网共享单车锁☆12Feb 13, 2019Updated 7 years ago
- ☆10Mar 31, 2015Updated 11 years ago
- ☆11Dec 8, 2018Updated 7 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- Complete simulation of IEEE 754 fixed and floating point specification to any precision☆13Aug 26, 2020Updated 6 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A cross platform terminal emulator. Buildin plugin system support python and c/c++ plugin.☆14Aug 7, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ShipAI simplified to medium tutorial☆16Dec 12, 2018Updated 7 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Rust bridge to Google MediaPipe app framework☆14Nov 23, 2020Updated 5 years ago
- ☆11Jul 20, 2018Updated 8 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- RusPiRo Tutorial Corner - Doing Raspberry Pi bare metal development the 'Rust way'...☆14Sep 8, 2021Updated 4 years ago
- This is an implementation of Y86 instruction set in Verilog HDL.☆11Feb 28, 2018Updated 8 years ago