Fixed point package for Python.
☆37Apr 28, 2023Updated 3 years ago
Alternatives and similar repositories for fpbinary
Users that are interested in fpbinary are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL related news.☆27Updated this week
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 7 months ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 4 months ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- HTML & Js based VCD viewer☆83Feb 16, 2026Updated 4 months ago
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 5 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆68Jun 11, 2026Updated 2 weeks ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line scr…☆21Jul 5, 2017Updated 8 years ago
- ☆33Jun 2, 2026Updated 3 weeks ago
- Fixed point arithmetic python package☆38Dec 31, 2023Updated 2 years ago
- ☆42Apr 20, 2023Updated 3 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆27Nov 11, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆123Jun 23, 2026Updated last week
- Linux driver for VS1053 and VS1063 audio codecs☆12Mar 15, 2023Updated 3 years ago
- Hardware generator debugger☆78Feb 12, 2024Updated 2 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- D3.js and ELK based schematic visualizer☆120May 13, 2026Updated last month