Fixed point package for Python.
☆36Apr 28, 2023Updated 2 years ago
Alternatives and similar repositories for fpbinary
Users that are interested in fpbinary are comparing it to the libraries listed below
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL related news.☆27Updated this week
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆64Nov 7, 2025Updated 3 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- HTML & Js based VCD viewer☆71Feb 16, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Updated this week
- ☆15Jun 24, 2025Updated 8 months ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated last month
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last week
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆46Dec 5, 2021Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- ☆41Apr 20, 2023Updated 2 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- A python based verilog parser☆20Jun 5, 2020Updated 5 years ago
- A Python package to use FPGA development tools programmatically.☆144Mar 22, 2025Updated 11 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Nov 11, 2025Updated 3 months ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆35Oct 15, 2025Updated 4 months ago