Fixed point package for Python.
☆37Apr 28, 2023Updated 3 years ago
Alternatives and similar repositories for fpbinary
Users that are interested in fpbinary are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL related news.☆27Updated this week
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆207Apr 4, 2026Updated 5 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- An adapted version of the original caffe deep learning library to support training, finetuning and testing of convolutional neural networ…☆20Jul 11, 2017Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Sep 7, 2026Updated last week
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated last month
- HTML & Js based VCD viewer☆85Feb 16, 2026Updated 7 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 8 months ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- ☆42Apr 20, 2023Updated 3 years ago
- ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line scr…☆21Jul 5, 2017Updated 9 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fixed point arithmetic python package☆38Dec 31, 2023Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆28Nov 11, 2025Updated 10 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Sep 10, 2026Updated last week
- Linux driver for VS1053 and VS1063 audio codecs☆12Mar 15, 2023Updated 3 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago