Ben1152000 / sootty

Related projects: ⓘ

• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆28Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆39Updated 2 years ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆19Updated 6 months ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆25Updated this week
• pulp-platform / svase
  ☆28Updated 2 weeks ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆52Updated 11 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆41Updated 6 months ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆53Updated last year
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆21Updated this week
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆45Updated this week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆66Updated 4 months ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆30Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆68Updated 2 years ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆29Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 6 months ago
• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 2 years ago
• b224hisl / rioschip
  ☆31Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆59Updated 2 weeks ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆41Updated last week
• pieter3d / simview
  ☆76Updated 6 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆27Updated 6 months ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆23Updated 4 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆34Updated last year