Ben1152000 / soottyLinks
A command-line tool for displaying vcd waveforms.
☆59Updated last year
Alternatives and similar repositories for sootty
Users that are interested in sootty are comparing it to the libraries listed below
Sorting:
- ☆79Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 10 months ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 6 months ago
- SystemVerilog frontend for Yosys☆148Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- OSVVM Documentation☆35Updated 2 weeks ago
- Making cocotb testbenches that bit easier☆34Updated 3 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆72Updated last month
- Simple parser for extracting VHDL documentation☆71Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- SpiceBind – spice inside HDL simulator☆45Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆73Updated 2 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- WAL enables programmable waveform analysis.☆155Updated 2 months ago
- An automatic clock gating utility☆50Updated 3 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- ☆27Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆64Updated 2 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated 10 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 7 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆55Updated last month
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆61Updated last month
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Control and status register code generator toolchain☆141Updated 2 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 6 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆62Updated 3 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year