Ben1152000 / soottyLinks
A command-line tool for displaying vcd waveforms.
☆63Updated last year
Alternatives and similar repositories for sootty
Users that are interested in sootty are comparing it to the libraries listed below
Sorting:
- ☆85Updated last week
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- SystemVerilog frontend for Yosys☆166Updated this week
- OSVVM Documentation☆35Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- WAL enables programmable waveform analysis.☆157Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆62Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆63Updated last week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆68Updated 3 weeks ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆64Updated 3 weeks ago
- Test dashboard for verification features in Verilator☆27Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 9 months ago
- Simple parser for extracting VHDL documentation☆72Updated last year
- Python interface for cross-calling with HDL☆39Updated last week
- Running Python code in SystemVerilog☆70Updated 4 months ago