A command-line tool for displaying vcd waveforms.
☆71Feb 19, 2024Updated 2 years ago
Alternatives and similar repositories for sootty
Users that are interested in sootty are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆31Jul 8, 2026Updated 2 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆62Oct 27, 2024Updated last year
- ☆99Jul 22, 2026Updated last month
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆35Nov 2, 2025Updated 10 months ago
- sample VCD files☆43Feb 13, 2026Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year
- ☆20Mar 3, 2026Updated 6 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 5 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- ☆20Apr 8, 2026Updated 5 months ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- VCD file (Value Change Dump) command line viewer☆121Nov 9, 2025Updated 9 months ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 months ago
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- WaveDrom compatible python command line☆117Jun 2, 2023Updated 3 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- CLI for WaveDrom☆68Feb 22, 2024Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- SystemVerilog tree-sitter grammar☆58Jul 20, 2026Updated last month
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Open Source AES☆31Oct 6, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HTML & Js based VCD viewer☆85Feb 16, 2026Updated 6 months ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆44Aug 8, 2026Updated last month
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 4 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 3 weeks ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated 2 years ago
- ☆23Mar 28, 2023Updated 3 years ago
- KiCAD Pcbnew plugin to generat laser cutter GCode files for solder paste stencils☆22Jul 13, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Zucker SOC☆17Jun 11, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Python package for writing Value Change Dump (VCD) files.☆136Aug 11, 2026Updated 3 weeks ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago