Ben1152000 / sootty

Related projects ⓘ

Alternatives and complementary repositories for sootty

• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆51Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆52Updated last month
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 4 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆64Updated 2 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆55Updated last year
• pieter3d / simview
  ☆76Updated 8 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated 2 months ago
• pulp-platform / svase
  ☆29Updated 2 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆47Updated this week
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆55Updated last week
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆23Updated 8 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆32Updated last month
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆46Updated last week
• OSVVM / Documentation
  OSVVM Documentation
  ☆30Updated last month
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆138Updated last month
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• aignacio / nox
  RISC-V Nox core
  ☆61Updated 3 months ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆24Updated last week
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 8 months ago
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆26Updated last month
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆56Updated 2 weeks ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆66Updated last week
• chipsalliance / uvm-verilator
  ☆75Updated last year
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆38Updated 4 years ago