Ben1152000 / soottyLinks
A command-line tool for displaying vcd waveforms.
☆58Updated last year
Alternatives and similar repositories for sootty
Users that are interested in sootty are comparing it to the libraries listed below
Sorting:
- SystemVerilog frontend for Yosys☆117Updated last week
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 8 months ago
- ☆22Updated this week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- RISC-V Nox core☆62Updated 2 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆151Updated 3 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- Making cocotb testbenches that bit easier☆29Updated 2 months ago
- ☆79Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆60Updated this week
- An automatic clock gating utility☆48Updated last month
- ☆36Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- OSVVM Documentation☆34Updated 3 weeks ago
- Prefix tree adder space exploration library☆57Updated 6 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- ☆31Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- Python interface for cross-calling with HDL☆32Updated last week
- SystemVerilog Linter based on pyslang☆30Updated 3 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ☆32Updated 4 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆78Updated 7 months ago
- Control and status register code generator toolchain☆137Updated last week