ernstblecha / vcd2tikztiming

Related projects ⓘ

Alternatives and complementary repositories for vcd2tikztiming

• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆20Updated last year
• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆20Updated 3 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆44Updated this week
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆26Updated 3 years ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated 10 months ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated last year
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• esynr3z / adc-eval
  📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
  ☆19Updated last year
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated 9 months ago
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆20Updated 4 months ago
• suoto / fpga_cores
  ☆32Updated last year
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated last week
• tmeissner / cryptocores
  cryptography ip-cores in vhdl / verilog
  ☆40Updated 3 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆35Updated last year
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• campera-es / ces_util_lib
  CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules
  ☆11Updated 2 years ago
• tmeissner / vhdl_verification
  Examples and design pattern for VHDL verification
  ☆15Updated 8 years ago
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆25Updated 8 months ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆35Updated 2 weeks ago
• jazvw / chip_art
  Convert an image to a GDS format for inclusion in a zerotoasic project
  ☆13Updated 2 years ago
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆22Updated 4 years ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆20Updated 5 years ago
• snishizawa / libretto
  Characterizer
  ☆21Updated 3 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆47Updated 9 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆47Updated this week
• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆27Updated last year
• YosysHQ / setup-oss-cad-suite
  Set up your GitHub Actions workflow with a OSS CAD Suite
  ☆14Updated 8 months ago
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆19Updated 4 years ago