Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
☆41Jul 24, 2024Updated last year
Alternatives and similar repositories for vcd2json
Users that are interested in vcd2json are comparing it to the libraries listed below
Sorting:
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- WaveDrom compatible python command line☆114Jun 2, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- HTML & Js based VCD viewer☆73Feb 16, 2026Updated last month
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- A lightweight timing diagram editor.☆20Jul 7, 2025Updated 8 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Mirror of tachyon-da cvc Verilog simulator☆51Updated this week
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 2 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- SnpServer is modular multi-platform screen sharing server written in C++ with similar features like VNC. Major focus is put on screen cap…☆11Aug 24, 2025Updated 6 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ☆26Sep 3, 2025Updated 6 months ago
- A command-line tool for displaying vcd waveforms.☆68Feb 19, 2024Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- ☆22Mar 5, 2026Updated 2 weeks ago
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- SystemVerilog compiler and language services☆985Updated this week
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- Hardware-accelerated Windows screen sharing in C++☆12Jun 30, 2022Updated 3 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆77Updated this week
- Verilog AST☆20Dec 2, 2023Updated 2 years ago