Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
☆41Jul 24, 2024Updated last year
Alternatives and similar repositories for vcd2json
Users that are interested in vcd2json are comparing it to the libraries listed below
Sorting:
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- WaveDrom compatible python command line☆113Jun 2, 2023Updated 2 years ago
- HTML & Js based VCD viewer☆71Feb 16, 2026Updated 2 weeks ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated last month
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 6 years ago
- ☆22Jun 12, 2025Updated 8 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated last year
- Mirror of tachyon-da cvc Verilog simulator☆48Jul 16, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ☆26Sep 3, 2025Updated 5 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- A command-line tool for displaying vcd waveforms.☆67Feb 19, 2024Updated 2 years ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆61Jan 16, 2026Updated last month
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆64Aug 18, 2021Updated 4 years ago