Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
☆43Jul 24, 2024Updated 2 years ago
Alternatives and similar repositories for vcd2json
Users that are interested in vcd2json are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆17Nov 19, 2021Updated 4 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- WaveDrom compatible python command line☆116Jun 2, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A lightweight timing diagram editor.☆18Jul 7, 2025Updated last year
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 months ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- HTML & Js based VCD viewer☆84Feb 16, 2026Updated 6 months ago
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Mirror of tachyon-da cvc Verilog simulator☆56Mar 16, 2026Updated 5 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- SnpServer is modular multi-platform screen sharing server written in C++ with similar features like VNC. Major focus is put on screen cap…☆11Aug 24, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- A command-line tool for displaying vcd waveforms.☆71Feb 19, 2024Updated 2 years ago
- ☆22Mar 5, 2026Updated 5 months ago
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Hardware-accelerated Windows screen sharing in C++☆13Jun 30, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 2 weeks ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 2 months ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year