A simple function to add wavedrom diagrams into an ipython notebook.
☆24Jan 14, 2022Updated 4 years ago
Alternatives and similar repositories for nbwavedrom
Users that are interested in nbwavedrom are comparing it to the libraries listed below
Sorting:
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Collection of FreeCAD-OpenEMS-Export plugin projects for PCB Signal Integrity analysis.☆24Aug 30, 2025Updated 6 months ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 8 months ago
- A simple Python utility for extracting documentation snippets from tutorials.☆14Aug 7, 2023Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 6 months ago
- A PCB front panel for Golioth's Aludel hardware platform☆17Jul 19, 2024Updated last year
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- This package facilitates parsing, formatting and validating the OpenSCAD language using TypeScript and JavaScript.☆17Oct 27, 2024Updated last year
- System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…☆12Jun 2, 2016Updated 9 years ago
- WaveDrom compatible python command line☆113Jun 2, 2023Updated 2 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 6 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year