witchard / nbwavedromLinks
A simple function to add wavedrom diagrams into an ipython notebook.
☆24Updated 3 years ago
Alternatives and similar repositories for nbwavedrom
Users that are interested in nbwavedrom are comparing it to the libraries listed below
Sorting:
- Digital Circuit rendering engine☆39Updated 3 months ago
- IP-XACT XML binding library☆16Updated 9 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago
- D3.js based wave (signal) visualizer☆66Updated 3 months ago
- An abstract language model of VHDL written in Python.☆57Updated last week
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 5 years ago
- WaveDrom compatible python command line☆111Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Web-based HDL diagramming tool☆81Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆38Updated last year
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Updated 6 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- ☆33Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Prefix tree adder space exploration library☆56Updated last year
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated this week
- ☆87Updated last month
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20Updated 6 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last week
- Scripts to build and use docker images including GHDL☆43Updated 11 months ago
- mantle library☆44Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Updated last year
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Updated 8 years ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆64Updated last month