vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
☆25Jan 7, 2016Updated 10 years ago
Alternatives and similar repositories for vhd2vl
Users that are interested in vhd2vl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated 3 weeks ago
- Coarse Grained Reconfigurable Array Generator☆22Sep 16, 2026Updated 3 weeks ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆147Feb 16, 2026Updated 7 months ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- A ported version of the libairspy library to use with Android 3.1+☆18Nov 13, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆19Oct 5, 2020Updated 6 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- ☆10May 27, 2026Updated 4 months ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 3 months ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12May 31, 2016Updated 10 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆19Aug 10, 2018Updated 8 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 7 months ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Archives of SystemC from The Ground Up Book Exercises☆36Nov 14, 2022Updated 3 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated 2 months ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- mechatronics firmware☆15Sep 27, 2026Updated 2 weeks ago