pliu6 / vhd2vlLinks
vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
☆26Updated 9 years ago
Alternatives and similar repositories for vhd2vl
Users that are interested in vhd2vl are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Updated 8 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last week
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- RISC-V compliant Timer IP☆12Updated last year
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Basic Verilog Ethernet core and C driver functions☆11Updated 3 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- ☆36Updated 2 years ago
- USB Full Speed PHY☆44Updated 5 years ago