pliu6 / vhd2vl
vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
☆26Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for vhd2vl
- Wishbone interconnect utilities☆37Updated 5 months ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- Verilog Repository for GIT☆29Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- Wishbone controlled I2C controllers☆44Updated last week
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- JTAG Test Access Port (TAP)☆30Updated 10 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- A padring generator for ASICs☆22Updated last year
- AXI-4 RAM Tester Component☆16Updated 4 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 7 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- SRAM Design using OpenSource Applications☆16Updated 3 years ago