pliu6 / vhd2vlLinks
vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
☆26Updated 10 years ago
Alternatives and similar repositories for vhd2vl
Users that are interested in vhd2vl are comparing it to the libraries listed below
Sorting:
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- Wishbone interconnect utilities☆44Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 11 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year