wavedrom / vcd-samplesLinks
sample VCD files
☆39Updated last month
Alternatives and similar repositories for vcd-samples
Users that are interested in vcd-samples are comparing it to the libraries listed below
Sorting:
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Nitro USB FPGA core☆86Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- USB virtual model in C++ for Verilog☆32Updated last year
- GUI editor for hardware description designs☆29Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆20Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- ☆45Updated 2 years ago
- Small footprint and configurable SPI core☆45Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated 2 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago