wavedrom / vcd-samples
sample VCD files
☆36Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for vcd-samples
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- GUI editor for hardware description designs☆27Updated last year
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆28Updated this week
- Wishbone interconnect utilities☆36Updated 5 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- ☆20Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆81Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago
- VHDL related news.☆24Updated this week
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Library of reusable VHDL components☆25Updated 8 months ago