wavedrom / vcd-samplesLinks
sample VCD files
☆41Updated last month
Alternatives and similar repositories for vcd-samples
Users that are interested in vcd-samples are comparing it to the libraries listed below
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- Generate symbols from HDL components/modules☆22Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆65Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Updated 3 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Wishbone interconnect utilities☆44Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- Wishbone controlled I2C controllers☆57Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Updated 11 months ago
- ☆139Updated 3 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- Library of reusable VHDL components☆28Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago