wavedrom / vcd-samplesLinks
sample VCD files
☆39Updated 2 months ago
Alternatives and similar repositories for vcd-samples
Users that are interested in vcd-samples are comparing it to the libraries listed below
Sorting:
- GUI editor for hardware description designs☆30Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated last week
- ☆20Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ☆45Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 9 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 4 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Atom Hardware IDE☆13Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Digital Circuit rendering engine☆39Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 4 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Library of reusable VHDL components☆28Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated this week