wavedrom / vcd-samplesLinks
sample VCD files
☆40Updated last week
Alternatives and similar repositories for vcd-samples
Users that are interested in vcd-samples are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- ☆20Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆50Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- Atom Hardware IDE☆13Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- ☆45Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 11 months ago
- PicoRV☆43Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Wishbone interconnect utilities☆44Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆99Updated last year