wavedrom / vcd-samplesLinks
sample VCD files
☆37Updated last year
Alternatives and similar repositories for vcd-samples
Users that are interested in vcd-samples are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆32Updated 2 years ago
- ☆20Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 6 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year