Alternatives and similar repositories for wavedrompy:

Users that are interested in wavedrompy are comparing it to the libraries listed below

• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆50Updated 7 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 7 months ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆63Updated 2 weeks ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆123Updated last month
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated this week
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆37Updated 5 months ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated this week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 9 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆133Updated 3 weeks ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆54Updated 2 months ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆60Updated last week
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆130Updated 10 months ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆116Updated 5 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆61Updated last year
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆68Updated 9 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆189Updated 2 years ago
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆65Updated 6 months ago
• edaa-org / IPXACT-Schema
  This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
  ☆17Updated 5 months ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆120Updated this week
• wavedrom / vcd
  Value Change Dump (VCD) parser
  ☆36Updated 3 months ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆58Updated 5 months ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 2 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆37Updated 3 months ago
• suoto / fpga_cores
  ☆33Updated last year
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated this week