Alternatives and similar repositories for wavedrompy:

Users that are interested in wavedrompy are comparing it to the libraries listed below

• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆55Updated last month
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆111Updated last month
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 6 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated last year
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆48Updated 4 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆125Updated this week
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆116Updated 4 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆61Updated last year
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆72Updated this week
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 6 months ago
• pieter3d / simview
  ☆76Updated 10 months ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆67Updated 6 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆109Updated this week
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆35Updated 6 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 4 months ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆32Updated last month
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆48Updated 3 weeks ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆149Updated 2 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated last week
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆60Updated 3 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆56Updated last year
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆35Updated 2 months ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆99Updated 3 years ago