RARS -- RISC-V Assembler and Runtime Simulator
☆1,642Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Assembler and Runtime Simulator☆446Jun 8, 2024Updated 2 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,424Aug 18, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,233Updated this week
- RISC-V Assembly Programmer's Manual☆1,645Sep 4, 2026Updated 2 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,618Aug 27, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISC-V Instruction Set Manual☆4,817Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,533Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,240Sep 11, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,127Updated this week
- ☆1,244Updated this week
- RISC-V simulator for x86-64☆726Feb 5, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V CPU Core (RV32IM)☆1,793Sep 18, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Sep 7, 2026Updated 2 weeks ago
- RISC-V instruction set simulator built for education☆234Apr 2, 2022Updated 4 years ago
- A RISC-V ELF psABI Document☆856Aug 13, 2026Updated last month
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆182May 25, 2026Updated 3 months ago
- Rocket Chip Generator☆3,868Sep 13, 2026Updated last week
- Xv6 for RISC-V☆10,443Updated this week
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,392Updated this week
- RISC-V Opcodes☆878Updated this week
- Chisel: A Modern Hardware Design Language☆4,786Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,293Aug 26, 2026Updated 3 weeks ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆962May 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- educational microarchitectures for risc-v isa☆755Sep 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sail RISC-V model☆773Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- This repository provides a Linux kernel bootable on RISC-V boards from SiFive☆175Feb 13, 2020Updated 6 years ago
- RISC-V processor emulator written in Rust+WASM☆696Apr 6, 2023Updated 3 years ago
- RISC-V Assembly Learning Environment☆25Sep 16, 2025Updated last year
- RISC-V instruction set simulator built for education☆163Sep 6, 2022Updated 4 years ago