Alternatives and similar repositories for rars

Users that are interested in rars are comparing it to the libraries listed below

• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,592Updated this week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆516Updated last year
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,979Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆823Updated last week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆437Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆677Updated 3 months ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,343Updated this week
• riscv-software-src / riscv-tests
  ☆1,098Updated last month
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆821Updated 2 weeks ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,461Updated 5 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,275Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆889Updated last month
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,042Updated this week
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,494Updated 3 weeks ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,060Updated last year
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆3,175Updated 2 weeks ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 3 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,723Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,608Updated 4 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,140Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,739Updated this week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,430Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆602Updated last year
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆242Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆720Updated 3 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,961Updated 2 weeks ago
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆754Updated 3 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,719Updated last week