Alternatives and similar repositories for rars

Users that are interested in rars are comparing it to the libraries listed below

• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,533Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,756Updated this week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆432Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆495Updated 8 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆645Updated 3 weeks ago
• riscv-software-src / riscv-tests
  ☆1,036Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆776Updated last week
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆790Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,428Updated 5 months ago
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆2,971Updated 2 months ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,165Updated this week
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆235Updated 11 months ago
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,030Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,543Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,367Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,035Updated last year
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆707Updated 3 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,499Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,088Updated 4 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,934Updated 2 months ago
• riscv-software-src / homebrew-riscv
  homebrew (macOS) packages for RISC-V toolchain
  ☆346Updated 8 months ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,993Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆848Updated 2 weeks ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,223Updated 2 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,817Updated last week
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆207Updated 3 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,613Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆584Updated 11 months ago
• riscv-non-isa / riscv-arch-test
  ☆577Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,096Updated this week