RARS -- RISC-V Assembler and Runtime Simulator
☆1,608Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Assembler and Runtime Simulator☆445Jun 8, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,180Updated this week
- RISC-V Assembly Programmer's Manual☆1,638Updated this week
- GNU toolchain for RISC-V, including GCC☆4,569Jul 15, 2026Updated last week
- RISC-V Instruction Set Manual☆4,726Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- RISC-V Proxy Kernel☆706Oct 2, 2025Updated 9 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,507Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- RISC-V simulator for x86-64☆724Feb 5, 2022Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago
- ☆1,225Jun 3, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V instruction set simulator built for education☆232Apr 2, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- A RISC-V ELF psABI Document☆853Updated this week
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆180May 25, 2026Updated last month
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- Xv6 for RISC-V☆10,097Jul 17, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Opcodes☆873Updated this week
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆953May 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Sail RISC-V model☆739Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- This repository provides a Linux kernel bootable on RISC-V boards from SiFive☆175Feb 13, 2020Updated 6 years ago
- RISC-V processor emulator written in Rust+WASM☆688Apr 6, 2023Updated 3 years ago
- RISC-V Assembly Learning Environment☆25Sep 16, 2025Updated 10 months ago
- RISC-V instruction set simulator built for education☆163Sep 6, 2022Updated 3 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆756Updated this week