RARS -- RISC-V Assembler and Runtime Simulator
☆1,508Jul 19, 2024Updated last year
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below
Sorting:
- RISC-V Assembler and Runtime Simulator☆440Jun 8, 2024Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,226Feb 18, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- RISC-V Assembly Programmer's Manual☆1,615Updated this week
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- RISC-V Instruction Set Manual☆4,514Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,387Feb 25, 2026Updated last week
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- ☆1,128Jan 22, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Xv6 for RISC-V☆9,277Dec 17, 2025Updated 2 months ago
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆165Sep 8, 2025Updated 5 months ago
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated 3 weeks ago
- RISC-V Opcodes☆841Feb 21, 2026Updated last week
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆939May 29, 2024Updated last year
- An unofficial assembly reference for RISC-V.☆522Nov 12, 2024Updated last year
- Sail RISC-V model☆671Updated this week
- RISC-V processor emulator written in Rust+WASM☆678Apr 6, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- The RISC-V software tools list, as seen on riscv.org☆477Mar 26, 2021Updated 4 years ago