Alternatives and similar repositories for rars:

Users that are interested in rars are comparing it to the libraries listed below

• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,492Updated 2 weeks ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆479Updated 4 months ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆425Updated 9 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,629Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆615Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,790Updated this week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆3,818Updated 3 weeks ago
• riscv-software-src / riscv-tests
  ☆963Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆735Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,061Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,516Updated 2 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,854Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆3,969Updated this week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,715Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆701Updated 3 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,419Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,162Updated this week
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆763Updated last week
• riscvarchive / riscv-gcc
  ☆370Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆820Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆2,996Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,403Updated 3 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,371Updated last month
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆2,805Updated this week
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆227Updated 8 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,709Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆565Updated 7 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,251Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,012Updated last year
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆197Updated 2 years ago