RARS -- RISC-V Assembler and Runtime Simulator
☆1,615Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Assembler and Runtime Simulator☆445Jun 8, 2024Updated 2 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,378Jul 23, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,194Updated this week
- RISC-V Assembly Programmer's Manual☆1,639Aug 3, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,584Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Instruction Set Manual☆4,755Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- RISC-V Proxy Kernel☆705Oct 2, 2025Updated 10 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,522Aug 2, 2026Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆167May 1, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,216Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,064Updated this week
- RISC-V simulator for x86-64☆724Feb 5, 2022Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,763Sep 18, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆1,229Updated this week
- RISC-V instruction set simulator built for education☆232Apr 2, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,328Jul 31, 2026Updated 2 weeks ago
- A RISC-V ELF psABI Document☆852Jul 28, 2026Updated 2 weeks ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆180May 25, 2026Updated 2 months ago
- Rocket Chip Generator☆3,841Jun 2, 2026Updated 2 months ago
- Xv6 for RISC-V☆10,205Updated this week
- SERV - The SErial RISC-V CPU☆1,859Jul 10, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,354Jul 29, 2026Updated 2 weeks ago
- RISC-V Opcodes☆873Updated this week
- Chisel: A Modern Hardware Design Language☆4,756Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆957May 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,342Apr 3, 2026Updated 4 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Sail RISC-V model☆749Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- This repository provides a Linux kernel bootable on RISC-V boards from SiFive☆175Feb 13, 2020Updated 6 years ago
- RISC-V processor emulator written in Rust+WASM☆693Apr 6, 2023Updated 3 years ago
- RISC-V Assembly Learning Environment☆25Sep 16, 2025Updated 10 months ago
- RISC-V instruction set simulator built for education☆163Sep 6, 2022Updated 3 years ago