Alternatives and similar repositories for rars

Users that are interested in rars are comparing it to the libraries listed below

• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,503Updated 3 weeks ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,685Updated last week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆428Updated 11 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆757Updated last week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,436Updated 3 years ago
• riscv-software-src / riscv-tests
  ☆997Updated 2 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆558Updated last week
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,054Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,756Updated 2 weeks ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆488Updated 6 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆632Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,459Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,465Updated 10 months ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆704Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆832Updated this week
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆201Updated 3 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,886Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,075Updated 2 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,576Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,165Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,011Updated 3 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆652Updated 5 months ago
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,755Updated this week
• d0iasm / rvemu
  RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
  ☆850Updated 11 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆712Updated 2 months ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆380Updated 2 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆572Updated 9 months ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,191Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆601Updated 3 years ago