Alternatives and similar repositories for rars

Users that are interested in rars are comparing it to the libraries listed below

• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,555Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,840Updated 2 weeks ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆432Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,073Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,622Updated this week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆508Updated 10 months ago
• mortbopet / Ripes
  A graphical processor simulator and assembly editor for the RISC-V ISA
  ☆3,050Updated last month
• riscv-software-src / riscv-tests
  ☆1,057Updated 3 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,167Updated 3 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,466Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆803Updated 3 weeks ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,046Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆662Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,035Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,167Updated 2 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,881Updated 2 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆211Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆861Updated last week
• riscv-collab / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC
  ☆4,146Updated last week
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆803Updated 2 weeks ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,409Updated 2 months ago
• riscv / riscv-isa-manual
  RISC-V Instruction Set Manual
  ☆4,271Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,101Updated 6 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,538Updated 4 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,976Updated 4 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆835Updated 3 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,864Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,167Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆709Updated 3 years ago
• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago