RARS -- RISC-V Assembler and Runtime Simulator
☆1,671Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Assembler and Runtime Simulator☆447Updated this week
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,470Updated this week
- Spike, a RISC-V ISA Simulator☆3,267Updated this week
- RISC-V Assembly Programmer's Manual☆1,658Oct 19, 2026Updated 2 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Instruction Set Manual☆4,877Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,559Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 3 weeks ago
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- ☆1,257Oct 19, 2026Updated 2 weeks ago
- RISC-V instruction set simulator built for education☆240Apr 2, 2022Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,812Sep 18, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- RISC-V Opcodes☆887Oct 14, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆182May 25, 2026Updated 5 months ago
- A RISC-V ELF psABI Document☆857Oct 27, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- RARS -- RISC-V Assembler and Runtime Simulator☆32Jul 31, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- Xv6 for RISC-V☆10,727Oct 26, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- Chisel: A Modern Hardware Design Language☆4,826Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆4,050Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,197Dec 22, 2022Updated 3 years ago
- A digital logic designer and circuit simulator.☆6,140Oct 8, 2026Updated 3 weeks ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆963May 29, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week