RARS -- RISC-V Assembler and Runtime Simulator
☆1,597Jul 19, 2024Updated last year
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Assembler and Runtime Simulator☆447Jun 8, 2024Updated 2 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,350May 27, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,154Jun 26, 2026Updated last week
- RISC-V Assembly Programmer's Manual☆1,637Jun 4, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆4,543Jun 6, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RISC-V Instruction Set Manual☆4,685Jun 26, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- RISC-V Proxy Kernel☆703Oct 2, 2025Updated 9 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,491Jun 17, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Jun 26, 2026Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Jun 27, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,743Sep 18, 2021Updated 4 years ago
- RISC-V simulator for x86-64☆725Feb 5, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆1,207Jun 3, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆177May 25, 2026Updated last month
- A RISC-V ELF psABI Document☆848Jun 18, 2026Updated 2 weeks ago
- RISC-V instruction set simulator built for education☆231Apr 2, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,309Jun 26, 2026Updated last week
- Xv6 for RISC-V☆9,991Jun 24, 2026Updated last week
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- RISC-V Opcodes☆862May 20, 2026Updated last month
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆949May 29, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 3 months ago
- Sail RISC-V model☆724Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,193Dec 22, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- An unofficial assembly reference for RISC-V.☆529Nov 12, 2024Updated last year
- RISC-V processor emulator written in Rust+WASM☆686Apr 6, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆737Updated this week
- Digital logic design tool and simulator☆7,258Jun 23, 2026Updated last week