RARS -- RISC-V Assembler and Runtime Simulator
☆1,575Jul 19, 2024Updated last year
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Assembler and Runtime Simulator☆444Jun 8, 2024Updated last year
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,320May 12, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- RISC-V Assembly Programmer's Manual☆1,629Apr 29, 2026Updated 3 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,496Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Instruction Set Manual☆4,631Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- RISC-V Proxy Kernel☆697Oct 2, 2025Updated 7 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,474Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆165May 1, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- RISC-V CPU Core (RV32IM)☆1,719Sep 18, 2021Updated 4 years ago
- RISC-V simulator for x86-64☆723Feb 5, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆1,189May 1, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆171Sep 8, 2025Updated 8 months ago
- A RISC-V ELF psABI Document☆844Apr 25, 2026Updated last month
- RISC-V instruction set simulator built for education☆230Apr 2, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- Xv6 for RISC-V☆9,766Dec 17, 2025Updated 5 months ago
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- RISC-V Opcodes☆853Updated this week
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆946May 29, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,661May 17, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆610Aug 9, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- Sail RISC-V model☆705May 18, 2026Updated last week
- RISC-V Tools (ISA Simulator and Tests)☆1,191Dec 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- An unofficial assembly reference for RISC-V.☆528Nov 12, 2024Updated last year
- RISC-V processor emulator written in Rust+WASM☆685Apr 6, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆707Updated this week
- Digital logic design tool and simulator☆7,119Updated this week