RARS -- RISC-V Assembler and Runtime Simulator
☆1,625Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for rars
Users that are interested in rars are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Assembler and Runtime Simulator☆446Jun 8, 2024Updated 2 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,401Aug 18, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,215Updated this week
- RISC-V Assembly Programmer's Manual☆1,637Updated this week
- GNU toolchain for RISC-V, including GCC☆4,598Aug 27, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Instruction Set Manual☆4,800Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,527Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆168May 1, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,090Updated this week
- ☆1,238Aug 14, 2026Updated 2 weeks ago
- RISC-V simulator for x86-64☆726Feb 5, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V CPU Core (RV32IM)☆1,778Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,370Jul 31, 2026Updated last month
- RISC-V instruction set simulator built for education☆232Apr 2, 2022Updated 4 years ago
- A RISC-V ELF psABI Document☆852Aug 13, 2026Updated 2 weeks ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆181May 25, 2026Updated 3 months ago
- Rocket Chip Generator☆3,855Jun 2, 2026Updated 3 months ago
- Xv6 for RISC-V☆10,293Updated this week
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,602Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,374Aug 19, 2026Updated 2 weeks ago
- RISC-V Opcodes☆872Aug 24, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,773Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,282Aug 26, 2026Updated last week
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆958May 29, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,351Apr 3, 2026Updated 4 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Sail RISC-V model☆759Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- This repository provides a Linux kernel bootable on RISC-V boards from SiFive☆175Feb 13, 2020Updated 6 years ago
- RISC-V processor emulator written in Rust+WASM☆696Apr 6, 2023Updated 3 years ago
- RISC-V Assembly Learning Environment☆25Sep 16, 2025Updated 11 months ago
- RISC-V instruction set simulator built for education☆163Sep 6, 2022Updated 3 years ago