RISC-V Assembler and Runtime Simulator
☆447Jun 8, 2024Updated 2 years ago
Alternatives and similar repositories for jupiter
Users that are interested in jupiter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RARS -- RISC-V Assembler and Runtime Simulator☆1,586Jul 19, 2024Updated last year
- RISC-V simulator for x86-64☆725Feb 5, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,141Updated this week
- RISC-V instruction set simulator built for education☆161Sep 6, 2022Updated 3 years ago
- RISC-V Assembly Programmer's Manual☆1,635Jun 4, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- RISC-V instruction set simulator built for education☆231Apr 2, 2022Updated 4 years ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- ☆1,203Jun 3, 2026Updated last week
- Visual Simulation of Register Transfer Logic☆114Feb 14, 2026Updated 4 months ago
- A simple, easily extendable, RISCV assembler for the RV32I subset in Python.☆31Aug 18, 2023Updated 2 years ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,127Jun 7, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,527Jun 6, 2026Updated last week
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆338Jan 23, 2022Updated 4 years ago
- RISC-V Instruction Set Manual☆4,653Jun 6, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆723Updated this week
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆172May 25, 2026Updated 2 weeks ago
- Status of hardware support on Linux☆14Mar 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 7 years ago
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosting RISC-V…☆2,506Jun 5, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆720Jun 3, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,416Jun 5, 2026Updated last week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,192Dec 22, 2022Updated 3 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- RISC-V CPU Core☆434Jun 24, 2025Updated 11 months ago