RISC-V Assembler and Runtime Simulator
☆440Jun 8, 2024Updated last year
Alternatives and similar repositories for jupiter
Users that are interested in jupiter are comparing it to the libraries listed below
Sorting:
- RARS -- RISC-V Assembler and Runtime Simulator☆1,508Jul 19, 2024Updated last year
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- RISC-V Assembly Programmer's Manual☆1,615Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosting RISC-V…☆2,492Feb 11, 2026Updated 3 weeks ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆711Feb 4, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- Visual Simulation of Register Transfer Logic☆111Feb 14, 2026Updated 2 weeks ago
- A game like a pack man made from rust☆10Dec 17, 2017Updated 8 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- bootOS is a monolithic operating system in 512 bytes of x86 machine code.☆2,031Jan 11, 2026Updated last month
- RISC-V Instruction Set Manual☆4,514Updated this week
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- ☆1,128Jan 22, 2026Updated last month
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Dec 3, 2020Updated 5 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆333Jan 23, 2022Updated 4 years ago
- The RISC-V Virtual Machine☆1,202Feb 26, 2026Updated last week
- Where Lions Roam: RISC-V on the VELDT☆265Dec 15, 2025Updated 2 months ago
- Embed arbitrary resource data into your executables after they've already been compiled☆13Jan 22, 2018Updated 8 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- A Simple Unix-like operating system☆979Sep 20, 2025Updated 5 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…☆78Jan 19, 2021Updated 5 years ago
- Pillman boot sector game, a yellow thing eats pills and is chased by monsters.☆318Jan 18, 2022Updated 4 years ago
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- Cell language C++ runtime☆18Oct 1, 2020Updated 5 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Aug 28, 2022Updated 3 years ago