RISC-V Assembler and Runtime Simulator
☆447Jun 8, 2024Updated 2 years ago
Alternatives and similar repositories for jupiter
Users that are interested in jupiter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RARS -- RISC-V Assembler and Runtime Simulator☆1,597Jul 19, 2024Updated last year
- RISC-V simulator for x86-64☆725Feb 5, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,163Jun 26, 2026Updated last week
- RISC-V instruction set simulator built for education☆162Sep 6, 2022Updated 3 years ago
- RISC-V Assembly Programmer's Manual☆1,637Jun 4, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- RISC-V instruction set simulator built for education☆231Apr 2, 2022Updated 4 years ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- ☆1,214Jun 3, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- Visual Simulation of Register Transfer Logic☆114Feb 14, 2026Updated 4 months ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,168Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,553Jun 6, 2026Updated last month
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆339Jan 23, 2022Updated 4 years ago
- RISC-V Instruction Set Manual☆4,694Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆737Jun 29, 2026Updated last week
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆177May 25, 2026Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosting RISC-V…☆2,510Jun 20, 2026Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆721Jun 3, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,711Updated this week
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,425Jun 18, 2026Updated 2 weeks ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,183Jun 29, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆988Nov 15, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 7 months ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- Basis of a RISC-V parser to be used for linters or assemblers.☆49Dec 4, 2021Updated 4 years ago