Alternatives and similar repositories for jupiter

Users that are interested in jupiter are comparing it to the libraries listed below

• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆709Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,100Updated 6 months ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆445Updated 4 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆798Updated 2 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆659Updated last month
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆496Updated last week
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆508Updated 10 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 2 weeks ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆326Updated 3 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆240Updated last year
• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,459Updated last month
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year
• riscv-non-isa / riscv-arch-test
  ☆589Updated 3 weeks ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• RoaLogic / RV12
  RISC-V CPU Core
  ☆375Updated 2 months ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆471Updated 4 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆277Updated last week
• riscv-software-src / riscv-tests
  ☆1,054Updated 3 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆211Updated 3 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆609Updated 3 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆588Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 2 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆554Updated 3 weeks ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆240Updated 3 months ago
• antonblanchard / microwatt
  A tiny Open POWER ISA softcore written in VHDL 2008
  ☆695Updated 2 weeks ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆158Updated 3 years ago