Alternatives and similar repositories for jupiter

Users that are interested in jupiter are comparing it to the libraries listed below

• larkmjc / rv8
  RISC-V simulator for x86-64
  ☆720Updated 4 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,149Updated last month
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆446Updated 4 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Updated this week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆520Updated last year
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆833Updated last week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆687Updated 4 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆516Updated last year
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆331Updated 4 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆734Updated 5 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated last year
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆477Updated 4 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 5 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,504Updated 2 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆894Updated this week
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆881Updated 5 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆623Updated 3 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆574Updated 5 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆405Updated 7 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆681Updated 6 months ago
• riscv-software-src / riscv-tests
  ☆1,117Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆766Updated 4 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,174Updated 3 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆244Updated 8 months ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆601Updated 2 years ago