Alternatives and similar repositories for jupiter

Users that are interested in jupiter are comparing it to the libraries listed below

• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆716Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,125Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆811Updated last week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆669Updated last month
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆512Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆497Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆723Updated 2 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆328Updated 3 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆447Updated 4 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆615Updated 3 years ago
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆219Updated 3 years ago
• riscv-software-src / riscv-tests
  ☆1,082Updated last week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆512Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,477Updated 3 months ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆474Updated 4 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆394Updated 4 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆600Updated last year
• riscv-non-isa / riscv-arch-test
  ☆609Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• riscv / sail-riscv
  Sail RISC-V model
  ☆627Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆742Updated last month
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆563Updated 3 months ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆225Updated 4 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆910Updated 2 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆158Updated 2 months ago