RISC-V Assembler and Runtime Simulator
☆449Oct 31, 2026Updated this week
Alternatives and similar repositories for jupiter
Users that are interested in jupiter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RARS -- RISC-V Assembler and Runtime Simulator☆1,671Jul 19, 2024Updated 2 years ago
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,273Updated this week
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,474Updated this week
- RISC-V instruction set simulator built for education☆164Sep 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V instruction set simulator built for education☆241Apr 2, 2022Updated 4 years ago
- RISC-V Assembly Programmer's Manual☆1,661Oct 19, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,636Oct 12, 2026Updated 3 weeks ago
- RISC-V Instruction Set Manual☆4,883Updated this week
- Visual Simulation of Register Transfer Logic☆114Aug 17, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,303Oct 13, 2026Updated 3 weeks ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 7 years ago
- GNU toolchain for RISC-V, including GCC☆4,658Oct 29, 2026Updated last week
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆183May 25, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- ☆1,258Oct 19, 2026Updated 2 weeks ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 4 years ago
- Rocket Chip Generator☆3,897Sep 13, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated 2 months ago
- A simple, easily extendable, RISCV assembler for the RV32I subset in Python.☆31Aug 18, 2023Updated 3 years ago
- Basis of a RISC-V parser to be used for linters or assemblers.☆49Dec 4, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Simple RISC-V 3-stage Pipeline in Chisel☆621Aug 9, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,828Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,305Updated this week
- An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosting RISC-V…☆2,534Updated this week
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆15Mar 25, 2019Updated 7 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,196Dec 22, 2022Updated 3 years ago
- A sort-of continuation of the TinyScheme project by Dimitrios Souflis☆13Mar 8, 2016Updated 10 years ago
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,015Nov 15, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- An open-source microcontroller system based on RISC-V☆1,074Feb 6, 2024Updated 2 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- The RISC-V Virtual Machine☆1,321Oct 31, 2026Updated last week
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆807Updated this week