RISC-V Assembler and Runtime Simulator
☆445Jun 8, 2024Updated 2 years ago
Alternatives and similar repositories for jupiter
Users that are interested in jupiter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RARS -- RISC-V Assembler and Runtime Simulator☆1,615Jul 19, 2024Updated 2 years ago
- RISC-V simulator for x86-64☆724Feb 5, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,198Updated this week
- RISC-V instruction set simulator built for education☆163Sep 6, 2022Updated 3 years ago
- RISC-V Assembly Programmer's Manual☆1,640Aug 3, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V instruction set simulator built for education☆232Apr 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- ☆1,229Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- Visual Simulation of Register Transfer Logic☆115Feb 14, 2026Updated 6 months ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- A simple, easily extendable, RISCV assembler for the RV32I subset in Python.☆31Aug 18, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- RISC-V Instruction Set Manual☆4,762Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆167May 1, 2022Updated 4 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,236Updated this week
- GNU toolchain for RISC-V, including GCC☆4,585Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,339Jul 31, 2026Updated 2 weeks ago
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆15Mar 25, 2019Updated 7 years ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆180May 25, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,760Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A game like a pack man made from rust☆10Dec 17, 2017Updated 8 years ago
- Rocket Chip Generator☆3,846Jun 2, 2026Updated 2 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆342Jan 23, 2022Updated 4 years ago
- Status of hardware support on Linux☆13Mar 21, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆723Updated this week
- An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosting RISC-V…☆2,519Aug 8, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,192Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Jun 18, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,194Dec 22, 2022Updated 3 years ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago