RISC-V Assembler and Runtime Simulator
☆446Jun 8, 2024Updated 2 years ago
Alternatives and similar repositories for jupiter
Users that are interested in jupiter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RARS -- RISC-V Assembler and Runtime Simulator☆1,645Jul 19, 2024Updated 2 years ago
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,235Updated this week
- RISC-V instruction set simulator built for education☆163Sep 6, 2022Updated 4 years ago
- RISC-V Assembly Programmer's Manual☆1,646Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISC-V instruction set simulator built for education☆235Apr 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,612Sep 4, 2026Updated 3 weeks ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 7 years ago
- ☆1,245Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,129Updated this week
- Visual Simulation of Register Transfer Logic☆115Aug 17, 2026Updated last month
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,273Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Code for the "fake BIOS" RISC-V example☆46Oct 11, 2023Updated 2 years ago
- RISC-V Instruction Set Manual☆4,823Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,279Sep 20, 2026Updated last week
- ☆21Oct 14, 2023Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,624Aug 27, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆15Mar 25, 2019Updated 7 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆792Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆182May 25, 2026Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,791Updated this week
- Rocket Chip Generator☆3,873Sep 13, 2026Updated 2 weeks ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- Status of hardware support on Linux☆13Mar 21, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆725Aug 12, 2026Updated last month
- An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosting RISC-V…☆2,524Sep 13, 2026Updated 2 weeks ago
- GUI editor for hardware description designs☆30Sep 14, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,204Updated this week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- RISC-V CPU Core☆451Jun 24, 2025Updated last year
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago