Alternatives and similar repositories for jupiter

Users that are interested in jupiter are comparing it to the libraries listed below

• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆639Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆772Updated this week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆707Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,087Updated 3 months ago
• riscv-software-src / riscv-tests
  ☆1,024Updated last week
• riscv-non-isa / riscv-arch-test
  ☆567Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆581Updated 10 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,420Updated 4 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆715Updated 3 months ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆445Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆370Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆490Updated 7 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆505Updated 9 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,168Updated 2 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• riscvarchive / riscv-gcc
  ☆369Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆487Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆884Updated 2 years ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆466Updated 4 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆887Updated 4 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆745Updated 10 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆602Updated 3 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,349Updated this week
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆201Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆711Updated last month
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆842Updated last month
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆730Updated 3 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆325Updated 3 years ago