Alternatives and similar repositories for jupiter

Users that are interested in jupiter are comparing it to the libraries listed below

• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆717Updated 3 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆514Updated last year
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆816Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,132Updated last month
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆501Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆671Updated 2 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆447Updated 4 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆726Updated 3 months ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆241Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆225Updated 4 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆219Updated 3 years ago
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆514Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆475Updated 4 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,485Updated this week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆329Updated 3 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆600Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• riscv-non-isa / riscv-arch-test
  ☆618Updated this week
• riscv-software-src / riscv-tests
  ☆1,090Updated last week
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆161Updated 3 months ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆876Updated 5 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated this week
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Updated 6 years ago
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆619Updated 3 years ago