RISC-V Assembler and Runtime Simulator
☆446Jun 8, 2024Updated 2 years ago
Alternatives and similar repositories for jupiter
Users that are interested in jupiter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RARS -- RISC-V Assembler and Runtime Simulator☆1,631Jul 19, 2024Updated 2 years ago
- RISC-V simulator for x86-64☆726Feb 5, 2022Updated 4 years ago
- Spike, a RISC-V ISA Simulator☆3,220Updated this week
- RISC-V instruction set simulator built for education☆163Sep 6, 2022Updated 4 years ago
- RISC-V Assembly Programmer's Manual☆1,638Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V instruction set simulator built for education☆232Apr 2, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,604Updated this week
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- ☆1,239Aug 14, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,092Updated this week
- Visual Simulation of Register Transfer Logic☆115Aug 17, 2026Updated 3 weeks ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,242Aug 31, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Code for the "fake BIOS" RISC-V example☆46Oct 11, 2023Updated 2 years ago
- RISC-V Instruction Set Manual☆4,804Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆168May 1, 2022Updated 4 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,254Updated this week
- ☆21Oct 14, 2023Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆4,600Aug 27, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,379Jul 31, 2026Updated last month
- Porting of (JavaScript version of) corewars8086 from codeguru xtreme to RISC-V cpu☆15Mar 25, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆783Updated this week
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆182May 25, 2026Updated 3 months ago
- A RISC-V processor simulator☆29Apr 23, 2026Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,776Updated this week
- A game like a pack man made from rust☆10Dec 17, 2017Updated 8 years ago
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 3 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Status of hardware support on Linux☆13Mar 21, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆725Aug 12, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An educational software system of a tiny self-compiling C compiler, a tiny self-executing RISC-V emulator, and a tiny self-hosting RISC-V…☆2,520Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,197Aug 18, 2026Updated 2 weeks ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,000Nov 15, 2024Updated last year