Alternatives and similar repositories for jupiter

Users that are interested in jupiter are comparing it to the libraries listed below

• larkmjc / rv8
  RISC-V simulator for x86-64
  ☆719Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆449Updated 4 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆223Updated 3 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆331Updated 4 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,148Updated last month
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆517Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆830Updated 2 weeks ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Updated 3 weeks ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆515Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆683Updated 3 months ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 5 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,502Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆732Updated 4 months ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆243Updated 8 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆160Updated 3 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆243Updated 3 weeks ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆476Updated 4 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated last week
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆404Updated 7 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆622Updated 3 years ago
• embench / embench-iot
  The main Embench repository
  ☆300Updated last year
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆571Updated 5 months ago