Alternatives and similar repositories for venus

Users that are interested in venus are comparing it to the libraries listed below

• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆160Updated 3 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆517Updated last year
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆153Updated 2 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆683Updated 3 months ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆438Updated last year
• schoeberl / cae-lab
  Lab Material for CAE
  ☆44Updated 3 weeks ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆830Updated 2 weeks ago
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• riscvarchive / riscv-code-size-reduction
  ☆148Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated last week
• riscv / sail-riscv
  Sail RISC-V model
  ☆649Updated last week
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆200Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated last week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆211Updated last year
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆509Updated last year
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆182Updated 8 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆155Updated last week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆203Updated last week
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆170Updated 5 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated 2 weeks ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Updated 3 weeks ago
• embench / embench-iot
  The main Embench repository
  ☆300Updated last year
• riscv-non-isa / riscv-arch-test
  ☆638Updated this week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago