Alternatives and similar repositories for venus:

Users that are interested in venus are comparing it to the libraries listed below

• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆154Updated 2 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆145Updated 2 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆224Updated 3 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆559Updated 6 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆208Updated 11 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆605Updated 2 weeks ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆199Updated 4 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆502Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆179Updated 7 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆147Updated 2 years ago
• schoeberl / cae-lab
  Lab Material for CAE
  ☆39Updated 4 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆720Updated this week
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆243Updated 2 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆470Updated 3 months ago
• riscvarchive / riscv-gcc
  ☆368Updated last year
• riscv-non-isa / riscv-arch-test
  ☆537Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆221Updated 3 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆317Updated 3 years ago
• riscv-software-src / riscv-tests
  ☆938Updated last week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆148Updated this week
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆99Updated 6 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆154Updated 4 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆109Updated 2 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆667Updated 4 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆258Updated last month
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆422Updated 10 months ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆472Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆272Updated last year