Alternatives and similar repositories for gds2ascii-tool-project:

Users that are interested in gds2ascii-tool-project are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆32Updated 7 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆28Updated last month
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆13Updated 7 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆30Updated 5 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• christophmuellerorg / spectre_python
  Simple and most probably incomplete parser for spectre netlists
  ☆16Updated 8 years ago
• eugmes / python-gdsii
  GDSII manipulation libaray
  ☆16Updated last year
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆14Updated 6 months ago
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆13Updated 6 months ago
• ABKGroup / PROBE3.0
  ☆36Updated 9 months ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆27Updated 4 years ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆28Updated 9 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 9 months ago
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆20Updated 6 months ago
• ucb-art / bag
  BAG framework
  ☆22Updated 3 weeks ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• bluecheetah / bag
  BAG framework
  ☆40Updated 5 months ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• Ravenslofty / librecell
  ☆20Updated 3 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆29Updated 4 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆54Updated 2 years ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• MatBucher / ekv3model
  ☆17Updated 9 months ago
• EECS150 / asic_labs_fa21
  ☆20Updated 3 years ago
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 6 years ago
• Coloquinte / PlaceRoute
  VLSI placement and routing tool
  ☆14Updated 11 months ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆52Updated 7 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator
  SMT-based-STDCELL-Layout-Generator
  ☆16Updated 3 years ago