mikaeloduh / gds2ascii-tool-projectLinks
GDS to ASCII Converter
☆20Updated 5 months ago
Alternatives and similar repositories for gds2ascii-tool-project
Users that are interested in gds2ascii-tool-project are comparing it to the libraries listed below
Sorting:
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 7 months ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆38Updated 3 years ago
- ☆94Updated 6 years ago
- ☆26Updated 4 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Updated 9 years ago
- BAG framework☆31Updated 11 months ago
- ☆23Updated 5 years ago
- An open multiple patterning framework☆81Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- Python script to convert image files to GDSII files☆67Updated 10 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆58Updated 3 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- ☆36Updated 2 years ago
- ☆49Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- An analytical VLSI placer☆28Updated 4 years ago
- Database and Tool Framework for EDA☆121Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- VLSI EDA Global Router☆77Updated 7 years ago
- VLSI placement and routing tool☆15Updated 3 weeks ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆24Updated last year
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week