SystemVerilog plugin for Sublime Text
☆49Sep 21, 2025Updated 6 months ago
Alternatives and similar repositories for SystemVerilog
Users that are interested in SystemVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆45Jan 22, 2026Updated 2 months ago
- SystemVerilog support in VS Code☆150Feb 18, 2025Updated last year
- YAMM package repository☆32Mar 20, 2023Updated 3 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- A package for Sublime Text that aids coding in the VHDL language.☆42Aug 18, 2023Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆77Updated this week
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- my rc files☆12Mar 16, 2016Updated 10 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated last year
- The UVM written in Python☆514Updated this week
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16Dec 8, 2025Updated 3 months ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples☆17Mar 8, 2015Updated 11 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil …☆451Mar 8, 2026Updated 2 weeks ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- A clean, modern C++ 17 SDK for writing UEFI applications.☆15Sep 1, 2021Updated 4 years ago
- Saffron Dark for Typora application☆12May 31, 2020Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- UVM Generator☆49May 9, 2024Updated last year
- SystemVerilog language server☆564Mar 9, 2026Updated last week
- ☆36Mar 10, 2021Updated 5 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- ☆15Nov 15, 2025Updated 4 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago