amaranth-lang / amaranth-yosys
WebAssembly-based Yosys distribution for Amaranth HDL
☆26Updated last week
Alternatives and similar repositories for amaranth-yosys:
Users that are interested in amaranth-yosys are comparing it to the libraries listed below
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- chipy hdl☆17Updated 6 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 4 months ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- ☆22Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Project Trellis database☆13Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆14Updated 3 months ago
- ☆23Updated 7 months ago
- Awesome projects using the Amaranth HDL☆13Updated last month
- ☆63Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- ☆14Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 3 weeks ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago