amaranth-lang / amaranth-yosys
WebAssembly-based Yosys distribution for Amaranth HDL
☆26Updated this week
Alternatives and similar repositories for amaranth-yosys:
Users that are interested in amaranth-yosys are comparing it to the libraries listed below
- RFCs for changes to the Amaranth language and standard components☆17Updated 4 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 3 months ago
- Experiments with Yosys cxxrtl backend☆47Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆86Updated 3 months ago
- chipy hdl☆17Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- ☆22Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated last month
- ☆63Updated 4 years ago
- ☆14Updated 11 months ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- PicoRV☆44Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆28Updated 5 months ago
- Verilator Porcelain☆42Updated last year
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- HDL tools layer for OpenEmbedded☆17Updated 3 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆43Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 9 months ago
- Board definitions for Amaranth HDL☆108Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago