mdmfernandes / socad
Connect Cadence Virtuoso to a Python client using sockets.
☆15Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for socad
- Cadence Virtuoso Design Management System☆33Updated last year
- Read Spectre PSF files☆51Updated 6 months ago
- Jupyter kernel for Cadence SKILL☆22Updated 7 years ago
- A python3 gm/ID starter kit☆38Updated 2 months ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆75Updated 7 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 7 months ago
- A Python and SKILL Framework for Cadence Virtuoso☆33Updated 8 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆38Updated last week
- Python interface for Cadence Spectre☆9Updated 2 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated this week
- Advanced integrated circuits 2023☆28Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- SKILL Package Manager☆9Updated 5 years ago
- PSF simulation data c++ library☆26Updated 9 months ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- Files for Advanced Integrated Circuits☆25Updated last week
- Python interface to Cadence Virtuoso data☆14Updated 10 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆28Updated 7 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- Verilog-A simulation models☆53Updated 3 weeks ago
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆14Updated 10 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆26Updated 4 years ago
- How to correctly write a flicker-noise model for RF simulation.☆19Updated last year
- LAYout with Gridded Objects☆26Updated 4 years ago