Alternatives and similar repositories for socad:

Users that are interested in socad are comparing it to the libraries listed below

• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆56Updated this week
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆34Updated 11 months ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆46Updated 5 months ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆41Updated 4 months ago
• henjo / libpsf
  PSF simulation data c++ library
  ☆26Updated last year
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆76Updated 8 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆35Updated 2 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆63Updated 11 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆43Updated 4 years ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated last year
• henjo / pycds
  Python interface to Cadence Virtuoso data
  ☆14Updated 11 years ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆10Updated 3 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆48Updated 2 years ago
• electronics-and-drives / SPAM
  SKILL Package Manager
  ☆8Updated 5 years ago
• ucb-art / bag
  BAG framework
  ☆25Updated 2 months ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated this week
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆28Updated last month
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆10Updated 5 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated last month
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated 2 years ago
• mdmfernandes / smoc
  A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.
  ☆11Updated 3 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆42Updated 8 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆64Updated last month
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated 8 months ago