cornell-ece5745 / ece5745-tut8-sram
ECE 5745 Tutorial 8: SRAM Generators
☆13Updated 3 years ago
Alternatives and similar repositories for ece5745-tut8-sram:
Users that are interested in ece5745-tut8-sram are comparing it to the libraries listed below
- ☆31Updated 5 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- SRAM☆21Updated 4 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- ☆63Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆23Updated 4 years ago
- ☆41Updated 6 months ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- ☆26Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆22Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆47Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆51Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆97Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆26Updated 4 years ago