tsung-wei-huang / ece5960

Related projects: ⓘ

• tsung-wei-huang / cs1410-40
  Object-Oriented Programming
  ☆12Updated 3 years ago
• tsung-wei-huang / ece6960-heterogeneous-programming
  Heterogeneous Programming
  ☆17Updated last year
• tsung-wei-huang / ECE462
  ☆13Updated this week
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆55Updated last month
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆15Updated 2 years ago
• NVlabs / iccad2020-GPUgatesim
  ☆12Updated 4 years ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 3 weeks ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 4 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated last year
• aolofsson / POSH
  ☆37Updated 4 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆22Updated 4 months ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆14Updated 4 years ago
• Heteroflow / Heteroflow
  Concurrent CPU-GPU Programming using Task Models
  ☆99Updated 4 years ago
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆66Updated 6 years ago
• UCLA-VAST / soda
  Stencil with Optimized Dataflow Architecture
  ☆15Updated 6 months ago
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆13Updated 4 years ago
• StanfordAHA / Halide-to-Hardware
  ☆76Updated this week
• aolofsson / IDEA
  ☆28Updated 4 years ago
• ben-marshall / verilog-dot
  A simple dot file / graph generator for Verilog syntax trees.
  ☆21Updated 8 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆29Updated 3 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆32Updated 2 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆48Updated last year
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 7 years ago
• risia / CUDA-SPICE-Circuit-Sim
  ☆16Updated 5 years ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆75Updated 3 years ago
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 10 years ago
• ucb-bar / esp-isa-sim
  Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
  ☆18Updated last year
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆87Updated 5 months ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆34Updated 2 years ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆21Updated last year