Alternatives and similar repositories for ece5960

Users that are interested in ece5960 are comparing it to the libraries listed below

• tsung-wei-huang / cs1410-40
  Object-Oriented Programming
  ☆12Updated 3 years ago
• tsung-wei-huang / ece6960-heterogeneous-programming
  Heterogeneous Programming
  ☆17Updated 2 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 5 years ago
• NVlabs / iccad2020-GPUgatesim
  ☆14Updated 4 years ago
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆66Updated 7 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆77Updated 4 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• risia / CUDA-SPICE-Circuit-Sim
  ☆17Updated 6 years ago
• Heteroflow / Heteroflow
  Concurrent CPU-GPU Programming using Task Models
  ☆103Updated 5 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆113Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆60Updated last year
• ucb-bar / riscv-blas
  Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V
  ☆19Updated 5 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated 11 months ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 5 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆113Updated last week
• StanfordAHA / Halide-to-Hardware_archive
  ☆81Updated 6 months ago
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 7 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆17Updated 6 years ago
• The-OpenROAD-Project / micro2022tutorial
  Website for the OpenROAD tutorial held at the MICRO 2022 conference
  ☆30Updated 2 years ago
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆16Updated 3 years ago
• limbo018 / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆9Updated 4 years ago
• Xilinx / xup_compute_acceleration
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Updated last year
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆25Updated 2 years ago
• Xilinx / hydra
  ☆13Updated 3 years ago
• cornell-zhang / uptune
  A Generic Distributed Auto-Tuning Infrastructure
  ☆22Updated 4 years ago