tsung-wei-huang / ece5960
Advanced Programming for Computer Design Problems
☆18Updated 3 years ago
Alternatives and similar repositories for ece5960:
Users that are interested in ece5960 are comparing it to the libraries listed below
- Object-Oriented Programming☆12Updated 3 years ago
- Heterogeneous Programming☆17Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- ☆12Updated 2 years ago
- ILP SAT Detailed Router☆11Updated 4 years ago
- ☆13Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 6 months ago
- ☆10Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- AI Accelerators-SC23-tutorial Repository☆11Updated last year
- SmartNIC☆14Updated 6 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆38Updated 6 months ago
- OpenPiton Design Benchmark☆24Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- ☆89Updated 11 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 2 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last week
- ☆40Updated 5 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆21Updated 6 months ago