Alternatives and similar repositories for verilog

Users that are interested in verilog are comparing it to the libraries listed below

• mcci-catena / catena-riscv32-fpga
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Updated 6 years ago
• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 5 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆21Updated 5 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 5 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated 2 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆25Updated 7 years ago
• FPGAwars / Collection-stdio
  Icestudio collection for standard Input-Output in different devices
  ☆15Updated last year
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 9 years ago
• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 6 years ago
• wware / myblaze
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17Updated 12 years ago
• mattvenn / vga-clock
  Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
  ☆62Updated 4 years ago
• Blinkinlabs / QL-EOS-S3-breakout
  ☆12Updated 4 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆40Updated 4 years ago
• lawrie / blackicemxbook
  ☆27Updated 6 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆28Updated 6 years ago
• abhishek-kakkar / 100DayFPGA
  Scratchpad repository for the 100-day FPGA challenge
  ☆14Updated 6 years ago
• ECP5-PCIe / ECP5-Utils
  Utilities for the ECP5 FPGA
  ☆17Updated 4 years ago
• miya4649 / fpga_pmg
  FPGA Portable Music Generator
  ☆11Updated 7 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated last year
• cclienti / wavedisp
  Python classes to create agnostic wave files for HDL simulator viewer
  ☆12Updated 5 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆18Updated 2 years ago
• VHDPlus / VHDPlus_Libraries_and_Examples
  This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…
  ☆20Updated last year
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆23Updated 4 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆52Updated 4 years ago
• lambdaconcept / lambdasoc
  ☆44Updated 10 months ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆36Updated 5 years ago
• lawrie / ulx3s_cores
  Information on cores available on the Ulx3s ECP5 FPGA board
  ☆14Updated 5 years ago
• alpin3 / ulx3s
  Everything needed for ulx3s FPGA
  ☆15Updated 5 years ago
• cloudxcc / Arduissimo
  Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
  ☆22Updated 6 years ago
• QuickLogic-Corp / EOS-S3
  Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
  ☆27Updated 4 years ago