Alternatives and similar repositories for verilog

Users that are interested in verilog are comparing it to the libraries listed below

• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 4 years ago
• FPGAwars / Collection-stdio
  Icestudio collection for standard Input-Output in different devices
  ☆15Updated last year
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated 2 years ago
• mmicko / micropython
  MicroPython - legacy branch contain old experiments, and experimental for new work
  ☆32Updated 4 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆25Updated 7 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆17Updated 2 years ago
• mcci-catena / catena-riscv32-fpga
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Updated 6 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆21Updated 4 years ago
• QuickLogic-Corp / EOS-S3
  Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
  ☆27Updated 4 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 5 years ago
• lawrie / blackicemxbook
  ☆27Updated 5 years ago
• lawrie / ulx3s_cores
  Information on cores available on the Ulx3s ECP5 FPGA board
  ☆14Updated 5 years ago
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆23Updated 4 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 5 years ago
• kekiefer / tinyfpga-litex
  A minimal LiteX SoC definition for the TinyFPGA BX
  ☆14Updated 6 years ago
• cclienti / wavedisp
  Python classes to create agnostic wave files for HDL simulator viewer
  ☆12Updated 5 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 9 years ago
• electronut / learn-fpga
  Learn FPGAs by building interesting hardware projects.
  ☆25Updated 3 years ago
• kost / fujprog
  FPGA ULX2/3 JTAG programmer
  ☆41Updated 3 years ago
• ECP5-PCIe / ECP5-Utils
  Utilities for the ECP5 FPGA
  ☆17Updated 4 years ago
• gnuradio / gr-verilog
  ☆18Updated 2 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆33Updated 4 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆28Updated 6 years ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆15Updated 2 years ago
• FPGAwars / iceRok
  Block probes for Icestudio => Sigrok integration (with Pulseview GUI)
  ☆33Updated last year
• RCoeurjoly / Space-Invaders
  Space Invaders in Verilog for the iCE40 H1K
  ☆17Updated last year
• lambdaconcept / lambdasoc
  ☆44Updated 7 months ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆34Updated 4 years ago
• emard / ulx3s-bin
  Quickstart binaries for flashing ULX3S to factory-default state
  ☆26Updated 3 years ago
• Blinkinlabs / QL-EOS-S3-breakout
  ☆12Updated 4 years ago