CEatBTU / FGPU
FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
☆51Updated 3 months ago
Alternatives and similar repositories for FGPU:
Users that are interested in FGPU are comparing it to the libraries listed below
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 4 months ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆83Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆21Updated last week
- The multi-core cluster of a PULP system.☆85Updated last week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- ☆50Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- Open source ISS and logic RISC-V 32 bit project☆43Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- BlackParrot on Zynq☆32Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆38Updated this week
- Platform Level Interrupt Controller☆37Updated 10 months ago
- ☆59Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago