CEatBTU / FGPULinks
FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
☆62Updated 11 months ago
Alternatives and similar repositories for FGPU
Users that are interested in FGPU are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆109Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆115Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆126Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Simple runtime for Pulp platforms☆49Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆93Updated 11 months ago
- ☆88Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- Generic Register Interface (contains various adapters)☆133Updated 3 weeks ago
- The specification for the FIRRTL language☆62Updated last week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆106Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆77Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆101Updated 7 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- ☆60Updated 4 years ago