FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
☆66Dec 18, 2024Updated last year
Alternatives and similar repositories for FGPU
Users that are interested in FGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- A basic GPU for altera FPGAs☆90Sep 18, 2019Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118May 11, 2023Updated 2 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆28Oct 31, 2025Updated 5 months ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆91Oct 3, 2020Updated 5 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆21Feb 21, 2025Updated last year
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 7 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last month
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 11 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- ☆16Mar 2, 2021Updated 5 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- GPGPU microprocessor architecture☆2,186Nov 8, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- Tiny programs from various sources, for testing softcores☆140Aug 14, 2025Updated 8 months ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆51Oct 19, 2024Updated last year
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …☆223Jul 31, 2023Updated 2 years ago
- SPI RAM Emulation on Pico☆38Jul 30, 2023Updated 2 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- Integration of two camera 📷 modules to Basys 3 FPGA☆45Feb 8, 2023Updated 3 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Jun 7, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆407Mar 27, 2026Updated 2 weeks ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆204Apr 8, 2026Updated last week
- ☆144Apr 5, 2022Updated 4 years ago
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- Simple implementation of a classical ping pong buffer targeted (but not limited) to dsp applications☆27Mar 22, 2021Updated 5 years ago