Alternatives and similar repositories for KinectFusion-fpga:

Users that are interested in KinectFusion-fpga are comparing it to the libraries listed below

• zjru / FP-Stereo
  Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs
  ☆36Updated 4 years ago
• SLAM-Hardware / acSLAM
  FPGA Hardware Implementation for SLAM
  ☆67Updated 4 months ago
• Siudya / ORB_FPGA
  ☆69Updated 4 years ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆68Updated 2 years ago
• KastnerRG / infinitam_fpga
  InfiniTAM on FPGA
  ☆26Updated 5 years ago
• sdoira / U96-SLAM
  ☆35Updated last year
• laszloC / Thesis_SGM_FPGA
  FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis
  ☆17Updated 2 years ago
• torrvision / ELAS_SoC
  Source Code for "Real-Time Dense Stereo Matching with ELAS on FPGA Accelerated Embedded Devices"
  ☆33Updated 7 years ago
• ribesstefano / Mapping-Multiple-LSTM-Models-on-FPGAs
  Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…
  ☆14Updated 2 years ago
• PUTvision / FPGA-FAST
  FPGA FAST image feature detector implementation in VHDL
  ☆38Updated 2 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆34Updated 4 years ago
• jdibenes / zcu102_two_cameras
  ZCU102 two IMX274 camera design.
  ☆10Updated 2 years ago
• EscapeTHU / SGBM_FPGA
  This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…
  ☆32Updated 2 years ago
• horizon-research / Efficient-Deep-Learning-for-Point-Clouds
  ☆45Updated 3 years ago
• ISU-RCL / cvBench
  Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA
  ☆15Updated 5 years ago
• ivipsourcecode / FPGA-based-DS-SLAM
  DS-SLAM implemented on Intel Arria 10 GX 1150
  ☆39Updated 3 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• Sibylau / HLS_designs
  Systolic array implementations for Cholesky, LU, and QR decomposition
  ☆41Updated 4 months ago
• ValLucifer / SLAM_ZYNQ
  ☆14Updated 4 years ago
• jamesrivas / FPGA_Stereo_Depth_Map
  ☆22Updated 11 years ago
• Xilinx / pyxir
  ☆37Updated 2 years ago
• zhutmost / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆28Updated 5 years ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆36Updated 4 years ago
• horizon-research / PointCloud-pipeline
  Configurable point cloud registration pipeline.
  ☆96Updated 4 years ago
• salehjg / DeepPoint-V2-FPGA
  The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
  ☆12Updated 2 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆89Updated 6 months ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated last year
• SensorsINI / EDFLOW
  Vivado HLS implementation of EDFLOW IP
  ☆14Updated 3 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆77Updated 6 years ago
• microideax / T-DLA
  ☆19Updated 5 years ago