Alternatives and similar repositories for KinectFusion-fpga

Users that are interested in KinectFusion-fpga are comparing it to the libraries listed below

• zjru / FP-Stereo
  Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs
  ☆40Updated 4 years ago
• SLAM-Hardware / acSLAM
  FPGA Hardware Implementation for SLAM
  ☆70Updated 7 months ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆75Updated 2 years ago
• Siudya / ORB_FPGA
  ☆72Updated 4 years ago
• SensorsINI / EDFLOW
  Vivado HLS implementation of EDFLOW IP
  ☆14Updated 3 years ago
• ValLucifer / SLAM_ZYNQ
  ☆14Updated 4 years ago
• EscapeTHU / SGBM_FPGA
  This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…
  ☆34Updated 2 years ago
• jdibenes / zcu102_two_cameras
  ZCU102 two IMX274 camera design.
  ☆11Updated 2 years ago
• laszloC / Thesis_SGM_FPGA
  FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis
  ☆18Updated 2 years ago
• KastnerRG / infinitam_fpga
  InfiniTAM on FPGA
  ☆26Updated 6 years ago
• ribesstefano / Mapping-Multiple-LSTM-Models-on-FPGAs
  Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…
  ☆15Updated 2 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆39Updated 4 years ago
• horizon-research / Efficient-Deep-Learning-for-Point-Clouds
  ☆47Updated 4 years ago
• lijyhh / Study-notes
  Some study notes in learning process.
  ☆34Updated 3 years ago
• 19801201 / DOSLAM
  An High-Performance SLAM Hardware Accelerator Implementation for FPGA
  ☆70Updated 8 months ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆52Updated 5 years ago
• salehjg / DeepPoint-V2-FPGA
  The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
  ☆15Updated 2 years ago
• sdoira / U96-SLAM
  ☆36Updated last year
• torrvision / ELAS_SoC
  Source Code for "Real-Time Dense Stereo Matching with ELAS on FPGA Accelerated Embedded Devices"
  ☆34Updated 7 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆13Updated 2 years ago
• Sibylau / HLS_designs
  Systolic array implementations for Cholesky, LU, and QR decomposition
  ☆42Updated 8 months ago
• HEAP-Lab-VT / ASIC-DEFLATE-for-memory
  hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
  ☆14Updated 8 months ago
• sjj-star / automatically-generate-Wallace-Tree-VerilogHDL-code
  本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。
  ☆25Updated 2 years ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆36Updated 4 years ago
• PUTvision / FPGA-FAST
  FPGA FAST image feature detector implementation in VHDL
  ☆38Updated 2 years ago
• raiker / tarsier
  ☆33Updated 2 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated 2 years ago
• TurtleTaco / Xilinx-Deep-Learning-Nexys4
  Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK
  ☆15Updated 6 years ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆53Updated 6 years ago
• horizon-research / CamJ
  CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing
  ☆23Updated last year