Alternatives and similar repositories for KinectFusion-fpga

Users that are interested in KinectFusion-fpga are comparing it to the libraries listed below

• zjru / FP-Stereo
  Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs
  ☆42Updated 5 years ago
• Siudya / ORB_FPGA
  ☆71Updated 5 years ago
• SensorsINI / EDFLOW
  Vivado HLS implementation of EDFLOW IP
  ☆15Updated 3 years ago
• ValLucifer / SLAM_ZYNQ
  ☆15Updated 5 years ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆82Updated 3 years ago
• SLAM-Hardware / acSLAM
  FPGA Hardware Implementation for SLAM
  ☆78Updated last year
• laszloC / Thesis_SGM_FPGA
  FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis
  ☆18Updated 3 years ago
• horizon-research / Efficient-Deep-Learning-for-Point-Clouds
  ☆49Updated 4 years ago
• jdibenes / zcu102_two_cameras
  ZCU102 two IMX274 camera design.
  ☆11Updated 2 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆38Updated 4 years ago
• Richielee630 / TMMA
  TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…
  ☆23Updated 8 months ago
• KastnerRG / infinitam_fpga
  InfiniTAM on FPGA
  ☆26Updated 6 years ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆52Updated 5 years ago
• Sibylau / HLS_designs
  Systolic array implementations for Cholesky, LU, and QR decomposition
  ☆47Updated last year
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆19Updated 6 years ago
• ribesstefano / Mapping-Multiple-LSTM-Models-on-FPGAs
  Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…
  ☆16Updated 2 years ago
• EscapeTHU / SGBM_FPGA
  This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…
  ☆35Updated 2 years ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆38Updated 4 years ago
• 19801201 / DOSLAM
  An High-Performance SLAM Hardware Accelerator Implementation for FPGA
  ☆71Updated last year
• shihuihong214 / P2-ViT
  ☆10Updated last year
• PUTvision / FPGA-FAST
  FPGA FAST image feature detector implementation in VHDL
  ☆38Updated 3 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆14Updated 3 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 5 years ago
• zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-project
  Spiking Neural Network Accelerator
  ☆15Updated 3 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 4 years ago
• raiker / tarsier
  ☆36Updated 2 years ago
• sdoira / U96-SLAM
  ☆37Updated 2 years ago
• cjg91 / trans-fat
  An FPGA Accelerator for Transformer Inference
  ☆92Updated 3 years ago
• HEAP-Lab-VT / ASIC-DEFLATE-for-memory
  hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
  ☆14Updated last year
• os-hxfan / E3DNet
  The implementation of E3DNet
  ☆17Updated 6 years ago