csl-uth / KinectFusion-fpga

Related projects ⓘ

Alternatives and complementary repositories for KinectFusion-fpga

• laszloC / Thesis_SGM_FPGA
  FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis
  ☆13Updated last year
• SLAM-Hardware / acSLAM
  FPGA Hardware Implementation for SLAM
  ☆54Updated 2 years ago
• zjru / FP-Stereo
  Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs
  ☆32Updated 4 years ago
• Siudya / ORB_FPGA
  ☆69Updated 4 years ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆66Updated 2 years ago
• KastnerRG / infinitam_fpga
  InfiniTAM on FPGA
  ☆26Updated 5 years ago
• ValLucifer / SLAM_ZYNQ
  ☆14Updated 4 years ago
• jdibenes / zcu102_two_cameras
  ZCU102 two IMX274 camera design.
  ☆9Updated last year
• EscapeTHU / SGBM_FPGA
  This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…
  ☆30Updated last year
• torrvision / ELAS_SoC
  Source Code for "Real-Time Dense Stereo Matching with ELAS on FPGA Accelerated Embedded Devices"
  ☆33Updated 6 years ago
• PUTvision / FPGA-FAST
  FPGA FAST image feature detector implementation in VHDL
  ☆36Updated 2 years ago
• sdoira / U96-SLAM
  ☆35Updated last year
• salehjg / DeepPoint-V2-FPGA
  The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs
  ☆12Updated last year
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 3 years ago
• raiker / tarsier
  ☆31Updated last year
• thousrm / universal_NPU-CNN_accelerator
  hardware design of universal NPU(CNN accelerator) for various convolution neural network
  ☆75Updated this week
• horizon-research / Efficient-Deep-Learning-for-Point-Clouds
  ☆44Updated 3 years ago
• lijyhh / Study-notes
  Some study notes in learning process.
  ☆29Updated 2 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated last year
• ivipsourcecode / FPGA-based-DS-SLAM
  DS-SLAM implemented on Intel Arria 10 GX 1150
  ☆39Updated 3 years ago
• SensorsINI / EDFLOW
  Vivado HLS implementation of EDFLOW IP
  ☆14Updated 2 years ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆49Updated 4 years ago
• SiciliaLeco / hls_cnn_accelerator
  A Convolutional Neural Network Accelerator, which increases the process of convolution calculation. Based on Xilinx HLS design suite.
  ☆12Updated 3 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆37Updated 10 years ago
• Sibylau / HLS_designs
  Systolic array implementations for Cholesky, LU, and QR decomposition
  ☆40Updated last week
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆12Updated 2 years ago
• Xilinx / xup_high_level_synthesis_design_flow
  AMD University Program HLS tutorial
  ☆63Updated 3 weeks ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆36Updated 3 years ago
• mit-emze / raella
  ☆9Updated last year
• ucb-bar / RoSE
  A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…
  ☆36Updated last month