Alternatives and similar repositories for KinectFusion-fpga:

Users that are interested in KinectFusion-fpga are comparing it to the libraries listed below

• laszloC / Thesis_SGM_FPGA
  FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis
  ☆16Updated 2 years ago
• SLAM-Hardware / acSLAM
  FPGA Hardware Implementation for SLAM
  ☆67Updated 2 months ago
• zjru / FP-Stereo
  Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs
  ☆33Updated 4 years ago
• Siudya / ORB_FPGA
  ☆69Updated 4 years ago
• SensorsINI / EDFLOW
  Vivado HLS implementation of EDFLOW IP
  ☆14Updated 2 years ago
• ValLucifer / SLAM_ZYNQ
  ☆14Updated 4 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 4 years ago
• KastnerRG / infinitam_fpga
  InfiniTAM on FPGA
  ☆26Updated 5 years ago
• ribesstefano / Mapping-Multiple-LSTM-Models-on-FPGAs
  Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…
  ☆14Updated last year
• ncos / Xilinx-Verilog
  Zedboard projects
  ☆11Updated 8 years ago
• EscapeTHU / SGBM_FPGA
  This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…
  ☆32Updated last year
• horizon-research / Efficient-Deep-Learning-for-Point-Clouds
  ☆44Updated 3 years ago
• jdibenes / zcu102_two_cameras
  ZCU102 two IMX274 camera design.
  ☆9Updated 2 years ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆68Updated 2 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆51Updated 5 years ago
• PUTvision / FPGA-FAST
  FPGA FAST image feature detector implementation in VHDL
  ☆37Updated 2 years ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆36Updated 4 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆13Updated 2 years ago
• torrvision / ELAS_SoC
  Source Code for "Real-Time Dense Stereo Matching with ELAS on FPGA Accelerated Embedded Devices"
  ☆33Updated 6 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated last year
• Sibylau / HLS_designs
  Systolic array implementations for Cholesky, LU, and QR decomposition
  ☆39Updated 3 months ago
• TUD-ADS / HiFlipVX
  ☆17Updated 2 years ago
• xupsh / Alveo_Chinese
  Chinese Guide for Alveo Getting Started
  ☆10Updated 4 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• kmanev / ZynqUSp-AXI-Speedtest
  ☆14Updated 5 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆84Updated 4 months ago
• zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-project
  Spiking Neural Network Accelerator
  ☆13Updated 2 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆77Updated 6 years ago
• Liu-Cheng / cycle-accurate-SystemC-simulator-over-ramulator
  An example of using Ramulator as memory model in a cycle-accurate SystemC Design
  ☆48Updated 7 years ago