Implementation of a neuron and 2 neuronal networks in vhdl
☆17Mar 31, 2017Updated 9 years ago
Alternatives and similar repositories for neuron-vhdl
Users that are interested in neuron-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a word processor which is written in 8086 assembly language by me. There are lots of work to realize it. It has primary functiona…☆13Jun 24, 2019Updated 6 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 6 years ago
- pFSense Captive Portal pages for Free Public WiFi☆14Mar 1, 2013Updated 13 years ago
- Hardware for use with STM32F100-303☆12Sep 4, 2020Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL☆19Jan 4, 2020Updated 6 years ago
- ☆11May 27, 2026Updated 3 weeks ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- ☆20Aug 9, 2022Updated 3 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- Stochastic Computing for Deep Neural Networks☆33Nov 25, 2020Updated 5 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- ☆20May 8, 2012Updated 14 years ago
- Implementation of NeurIPS 2019 paper "Normalization Helps Training of Quantized LSTM"☆31Jul 25, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 7 years ago
- [ICDCS 2023] Evaluation and Optimization of Gradient Compression for Distributed Deep Learning☆10Apr 28, 2023Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- Code for Analyzing Redundancy in Pretrained Transformer Models accepted at EMNLP 2020☆14Oct 6, 2020Updated 5 years ago
- Telluride neuromorphic project on event-based image classification☆10Dec 21, 2016Updated 9 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Shell utility to download owned assets from the UE4 marketplace.☆12May 8, 2023Updated 3 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- CoCoFL: Communication- and Computation-Aware Federated Learning via Partial NN Freezing and Quantization☆13Aug 3, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 6 months ago
- ☆92Apr 15, 2020Updated 6 years ago
- Documentation for SLAC Shared Scientific Data Facility☆10Updated this week
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago