Implementation of a neuron and 2 neuronal networks in vhdl
☆17Mar 31, 2017Updated 9 years ago
Alternatives and similar repositories for neuron-vhdl
Users that are interested in neuron-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Artificial Neural Network on Altera DE2☆35Oct 8, 2015Updated 10 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆16May 9, 2019Updated 6 years ago
- Hardware for use with STM32F100-303☆12Sep 4, 2020Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL☆19Jan 4, 2020Updated 6 years ago
- ☆20Aug 9, 2022Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Nov 25, 2020Updated 5 years ago
- ☆20May 8, 2012Updated 14 years ago
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- [ICDCS 2023] Evaluation and Optimization of Gradient Compression for Distributed Deep Learning☆10Apr 28, 2023Updated 3 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Powershell script to switch between logged in battlenet accounts☆10Sep 8, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- A Docker-based distribution of Appion-Protomo.☆11Oct 23, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Code for Analyzing Redundancy in Pretrained Transformer Models accepted at EMNLP 2020☆14Oct 6, 2020Updated 5 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- Telluride neuromorphic project on event-based image classification☆10Dec 21, 2016Updated 9 years ago
- Starcraft 2 Replay in Rerun☆24Oct 26, 2025Updated 6 months ago
- SC2 plugin for OBS-Studio☆13Oct 31, 2022Updated 3 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- Shell utility to download owned assets from the UE4 marketplace.☆12May 8, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- CoCoFL: Communication- and Computation-Aware Federated Learning via Partial NN Freezing and Quantization☆13Aug 3, 2024Updated last year
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- DEPRECATED in favour of https://github.com/BabbleSim/ext_NRF_hw_models☆10Oct 21, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 4 months ago
- ☆92Apr 15, 2020Updated 6 years ago
- Documentation for SLAC Shared Scientific Data Facility☆10Apr 17, 2026Updated 3 weeks ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago