CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.
☆22Apr 25, 2018Updated 8 years ago
Alternatives and similar repositories for CPU
Users that are interested in CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Implementing Different Adder Structures in Verilog☆77Sep 3, 2019Updated 7 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Professor: C.H. Yang☆10Aug 16, 2025Updated last year
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated last month
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Coarse Grained Reconfigurable Array Generator☆21Updated this week
- Hardware Description Language on FPGA☆11Sep 18, 2023Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 6 months ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- All the projects and assignments done as part of VLSI course.☆21Sep 23, 2020Updated 5 years ago
- An LTspice project which contains third-order Butterworth filters built both using an inductor and a current conveyor.☆22Jan 15, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated 2 months ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆12Feb 22, 2021Updated 5 years ago
- FPU Generator☆21Updated this week
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- ☆13Feb 13, 2022Updated 4 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- ☆22Apr 2, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 5 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Getting dense reconstruction based on kinfu_large_scale and orbslam2.☆14Jun 27, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Self-hosted Todolist app written in Python☆10Apr 16, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- Computer-Aided VLSI System Design☆26Oct 24, 2024Updated last year