txstate-pcarch-blue / CPU
CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.
☆21Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for CPU
- Coarse Grained Reconfigurable Array☆19Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆25Updated 4 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- A repository for SystemC Learning examples☆62Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Network on Chip for MPSoC☆25Updated last week
- ☆37Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆26Updated 7 years ago
- ☆22Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆9Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Documentation for the entire CGRAFlow☆18Updated 3 years ago