txstate-pcarch-blue / CPU
CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.
☆21Updated 7 years ago
Alternatives and similar repositories for CPU
Users that are interested in CPU are comparing it to the libraries listed below
Sorting:
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Network on Chip for MPSoC☆26Updated this week
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆54Updated 3 years ago
- ☆27Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 7 months ago
- Coarse Grained Reconfigurable Array☆19Updated 3 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Modular Multi-ported SRAM-based Memory☆29Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆27Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Implementation of a cache memory in verilog☆14Updated 7 years ago
- ☆49Updated 6 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- A repository for SystemC Learning examples☆68Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 10 years ago
- SRAM☆22Updated 4 years ago