PyLCARS / PythonUberHDL
Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
☆36Updated 6 years ago
Alternatives and similar repositories for PythonUberHDL:
Users that are interested in PythonUberHDL are comparing it to the libraries listed below
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Extensible FPGA control platform☆59Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Utilities for MyHDL☆18Updated last year
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- VHDL Modules☆24Updated 10 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- Wishbone interconnect utilities☆39Updated last month
- Verification Utilities for MyHDL☆17Updated last year
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- Lattice iCE40 FPGA experiments - Work in progress☆104Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- GUI editor for hardware description designs☆28Updated last year
- An abstract language model of VHDL written in Python.☆51Updated last week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- ☆30Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- ☆41Updated 4 years ago
- Digital Circuit rendering engine☆37Updated last year