Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
☆36Sep 24, 2018Updated 7 years ago
Alternatives and similar repositories for PythonUberHDL
Users that are interested in PythonUberHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Collection of exsample showing the usage of PySpice and how to move beyond the limts of SPICE with python☆28May 8, 2018Updated 7 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated 2 months ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 2 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Mar 30, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆92Jul 7, 2021Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆87Dec 23, 2018Updated 7 years ago
- ☆16May 10, 2019Updated 6 years ago
- Pico TensorFlow Lite Port☆23Jan 15, 2024Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- OFS Platform Components☆19May 28, 2025Updated 10 months ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- A printed circuit board representation of the Fairchild μL914 dual-input NOR gate☆17May 22, 2019Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- A example tutorial to export from FreeCAD assembly to a web page☆10Feb 25, 2021Updated 5 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago