PyLCARS / PythonUberHDL
Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
☆36Updated 6 years ago
Alternatives and similar repositories for PythonUberHDL:
Users that are interested in PythonUberHDL are comparing it to the libraries listed below
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Verification Utilities for MyHDL☆17Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Wishbone controlled I2C controllers☆49Updated 5 months ago
- Digital Circuit rendering engine☆38Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- ☆30Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Utilities for MyHDL☆18Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆22Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- Extensible FPGA control platform☆59Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago