mohamed / fsm2sv

Related projects: ⓘ

• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• RoaLogic / plic
  Platform Level Interrupt Controller
  ☆34Updated 4 months ago
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆28Updated 2 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆52Updated 11 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆38Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆29Updated last year
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆33Updated last week
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆34Updated last year
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆29Updated 3 years ago
• accellera-official / crave
  Constrained RAndom Verification Enviroment (CRAVE)
  ☆14Updated 9 months ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated 6 months ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆24Updated 2 months ago
• bensampson5 / libsv
  An open source, parameterized SystemVerilog digital hardware IP library
  ☆21Updated 3 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆59Updated last week
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆23Updated 4 months ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆45Updated 3 months ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆19Updated 6 months ago
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆21Updated 5 years ago
• pulp-platform / svase
  ☆28Updated last week
• verilator / uvm
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆26Updated 4 years ago
• PeterMonsson / sv_waveterm
  ☆8Updated 10 months ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆48Updated 8 months ago
• CESNET / ofm
  Open FPGA Modules
  ☆22Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• antmicro / cocotb-verilator-build
  ☆25Updated last year
• waviousllc / wav-lpddr-sw
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆17Updated 2 years ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆28Updated this week