A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
☆50Jul 10, 2021Updated 5 years ago
Alternatives and similar repositories for fpga-bpf
Users that are interested in fpga-bpf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆61Oct 29, 2020Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆54Apr 3, 2016Updated 10 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- This repo contains the Limago code☆94May 8, 2025Updated last year
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilog Ethernet components for FPGA implementation☆25Jun 26, 2023Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- A platform for emulating Virtio devices with FPGAs☆28Mar 31, 2021Updated 5 years ago
- ☆92May 4, 2017Updated 9 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,405Jul 5, 2024Updated 2 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- hBPF = eBPF in hardware☆432Jan 27, 2023Updated 3 years ago
- μP4: A framework for programming dataplane of network devices☆35Aug 4, 2020Updated 5 years ago
- Documentation for experience kits with Ansible-based deployment.☆16Jul 31, 2023Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆80Mar 6, 2019Updated 7 years ago
- zMonkey is an open-source 200G network impairment emulator tool☆27Mar 8, 2022Updated 4 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated 2 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- ☆82Feb 5, 2022Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated 2 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆147Jan 2, 2025Updated last year
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AF_XDP Test Environment - Running Inside Docker Network☆16Nov 15, 2019Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆947Jul 14, 2026Updated 2 weeks ago
- ☆23Feb 15, 2023Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- ☆21Dec 9, 2018Updated 7 years ago