freecores / sparc64socLinks
OpenSPARC-based SoC
☆70Updated 11 years ago
Alternatives and similar repositories for sparc64soc
Users that are interested in sparc64soc are comparing it to the libraries listed below
Sorting:
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 5 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 6 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- The OpenRISC 1000 architectural simulator☆74Updated 6 months ago
- ☆50Updated last month
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- ☆63Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- A Tiny Processor Core☆113Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆89Updated 5 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- M-extension for RISC-V cores.☆31Updated 11 months ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago