freecores / sparc64socLinks
OpenSPARC-based SoC
☆69Updated 11 years ago
Alternatives and similar repositories for sparc64soc
Users that are interested in sparc64soc are comparing it to the libraries listed below
Sorting:
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 3 months ago
- ☆50Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 3 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 4 years ago
- A Tiny Processor Core☆110Updated last month
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆109Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Another tiny RISC-V implementation☆58Updated 4 years ago
- ☆140Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- OpenRISC 1200 implementation☆172Updated 9 years ago