xupsh / Digital-Design-Reference-Design
☆22Updated 8 years ago
Alternatives and similar repositories for Digital-Design-Reference-Design:
Users that are interested in Digital-Design-Reference-Design are comparing it to the libraries listed below
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆30Updated 5 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆19Updated 6 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 7 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆24Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆20Updated 8 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- ☆18Updated 6 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- RTL for mipi serialize and deserialize☆11Updated 7 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 4 months ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 4 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- Verilog modules required to get the OV7670 camera working☆68Updated 6 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 8 years ago