xupsh / Digital-Design-Reference-DesignLinks
☆23Updated 8 years ago
Alternatives and similar repositories for Digital-Design-Reference-Design
Users that are interested in Digital-Design-Reference-Design are comparing it to the libraries listed below
Sorting:
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago
- ☆31Updated 5 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Video Stream Scaler☆40Updated 10 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- Imaging application using MIPI and DisplayPort to process image☆24Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year