xupsh / Digital-Design-Reference-DesignLinks
☆24Updated 8 years ago
Alternatives and similar repositories for Digital-Design-Reference-Design
Users that are interested in Digital-Design-Reference-Design are comparing it to the libraries listed below
Sorting:
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 5 months ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Files used with hackster examples☆146Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆40Updated 6 years ago
- minimal code to access ps DDR from PL☆21Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- ☆31Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- MIPI CSI-2 + MIPI CCS Demo☆72Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- ☆79Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago
- Video Stream Scaler☆40Updated 11 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆27Updated 5 years ago
- Real-Time Image Processing for ASIC/FGPA☆20Updated 3 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Updated 9 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago