xupsh / Digital-Design-Reference-DesignLinks
☆23Updated 8 years ago
Alternatives and similar repositories for Digital-Design-Reference-Design
Users that are interested in Digital-Design-Reference-Design are comparing it to the libraries listed below
Sorting:
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- ☆31Updated 5 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Updated 8 years ago
- Verilog modules required to get the OV7670 camera working☆72Updated 6 years ago
- MIPI CSI-2 RX☆33Updated 3 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Files used with hackster examples☆146Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆39Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- ☆69Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆70Updated 2 years ago