xupsh / Digital-Design-Reference-Design
☆22Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for Digital-Design-Reference-Design
- ☆28Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 9 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- MIPI CSI-2 RX☆28Updated 3 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- Video Stream Scaler☆40Updated 10 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 6 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated this week
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆66Updated 3 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆37Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- ☆33Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆35Updated 4 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆18Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago