JF-Tan / Takk_Zynq_Labs
This is just for Takk_Zynq_Labs test.
☆27Updated 3 years ago
Alternatives and similar repositories for Takk_Zynq_Labs:
Users that are interested in Takk_Zynq_Labs are comparing it to the libraries listed below
- ☆39Updated 5 years ago
- ☆28Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆72Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆16Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆44Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆13Updated 3 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- ☆38Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- CNN accelerator implemented with Spinal HDL☆144Updated 11 months ago
- Convolutional Neural Network RTL-level Design☆42Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆26Updated last year
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- some interesting demos for starters☆68Updated 2 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆73Updated last year
- A DNN Accelerator implemented with RTL.☆63Updated last week
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- ☆50Updated last year
- ☆14Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago