JF-Tan / Takk_Zynq_Labs
This is just for Takk_Zynq_Labs test.
☆26Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Takk_Zynq_Labs
- ☆39Updated 5 years ago
- ☆26Updated 2 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- ☆34Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆16Updated 2 years ago
- ☆60Updated 5 years ago
- some interesting demos for starters☆61Updated last year
- ☆13Updated 3 years ago
- ☆57Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- ☆45Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆21Updated last year
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago