This is just for Takk_Zynq_Labs test.
☆27Jan 14, 2022Updated 4 years ago
Alternatives and similar repositories for Takk_Zynq_Labs
Users that are interested in Takk_Zynq_Labs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- The project includes codes, specification, presentation and other information.☆27Feb 2, 2026Updated 7 months ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- Voice Activity Detector based on MFCC features and DNN model☆32Jul 3, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- Leaninig OpenCV 学习笔记，源码。☆11Nov 23, 2018Updated 7 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- ☆14Aug 23, 2023Updated 3 years ago
- AWR1443 mmWave Demo 源码分析☆18Mar 3, 2018Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…☆40Mar 1, 2023Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆42Mar 29, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆71Jan 9, 2025Updated last year
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆44Feb 17, 2019Updated 7 years ago
- Automatic Modulation Classification for 23 possible radar signal modulations.☆12Oct 17, 2023Updated 2 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 6 months ago
- ☆16Dec 16, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆65Dec 21, 2018Updated 7 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- Documentation for Digital Design course☆21Aug 9, 2026Updated 3 weeks ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Mar 11, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- The code for paper: Contrastive time–frequency learning for radar signal sorting☆18Sep 18, 2022Updated 3 years ago
- 文档编写☆14Sep 19, 2020Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 3 years ago