JF-Tan / Takk_Zynq_LabsLinks
This is just for Takk_Zynq_Labs test.
☆26Updated 3 years ago
Alternatives and similar repositories for Takk_Zynq_Labs
Users that are interested in Takk_Zynq_Labs are comparing it to the libraries listed below
Sorting:
- ☆38Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- some interesting demos for starters☆90Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆26Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- ☆33Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆184Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- ☆19Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 10 months ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- AI Chip project☆31Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- ☆56Updated 2 years ago
- Pynq computer vision examples with an OV5640 camera☆56Updated 5 years ago
- ☆63Updated 3 years ago
- ☆97Updated 5 years ago
- 3×3脉动阵列乘法器☆48Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Updated 7 years ago
- ☆71Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago