This is just for Takk_Zynq_Labs test.
☆27Jan 14, 2022Updated 4 years ago
Alternatives and similar repositories for Takk_Zynq_Labs
Users that are interested in Takk_Zynq_Labs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆55Jun 28, 2018Updated 8 years ago
- A implement of Chinese SHA(SM3) on FPGA from SHU ACTION team☆10Oct 9, 2019Updated 7 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- The project includes codes, specification, presentation and other information.☆28Feb 2, 2026Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Voice Activity Detector based on MFCC features and DNN model☆32Jul 3, 2023Updated 3 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- AWR1443 mmWave Demo 源码分析☆18Mar 3, 2018Updated 8 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- ☆14Aug 23, 2023Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆42Mar 29, 2022Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- 基于Zynq UltraScale+ MPSoC的AprilTag算法移植与加速☆13Nov 18, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A static dataflow CGRA with dynamic dataflow execution capability☆10Aug 28, 2021Updated 5 years ago
- This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…☆40Mar 1, 2023Updated 3 years ago
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆45Feb 17, 2019Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆72Jan 9, 2025Updated last year
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- Automatic Modulation Classification for 23 possible radar signal modulations.☆12Oct 17, 2023Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Updated this week
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆66Dec 21, 2018Updated 7 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆28Mar 11, 2019Updated 7 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- 文档编写☆14Sep 19, 2020Updated 6 years ago
- Documentation for Digital Design course☆21Oct 15, 2026Updated 2 weeks ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago