yne / vcdLinks
VCD file (Value Change Dump) command line viewer
☆120Updated last month
Alternatives and similar repositories for vcd
Users that are interested in vcd are comparing it to the libraries listed below
Sorting:
- ☆88Updated 2 months ago
- FuseSoC standard core library☆150Updated last week
- Verilog wishbone components☆124Updated last year
- A Video display simulator☆174Updated 7 months ago
- Experimental flows using nextpnr for Xilinx devices☆248Updated last year
- HDL symbol generator☆198Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- Python package for writing Value Change Dump (VCD) files.☆127Updated last year
- ☆137Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Naive Educational RISC V processor☆92Updated 2 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- A command-line tool for displaying vcd waveforms.☆65Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 5 months ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆65Updated 2 months ago
- SystemVerilog frontend for Yosys☆181Updated this week
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆69Updated 7 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆220Updated last month
- Playing around with Formal Verification of Verilog and VHDL☆64Updated 4 years ago
- Control and status register code generator toolchain☆160Updated 2 weeks ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated 2 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆50Updated 3 years ago
- A simple, basic, formally verified UART controller☆318Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago