Alternatives and similar repositories for vcd

Users that are interested in vcd are comparing it to the libraries listed below

• pieter3d / simview
  ☆79Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆144Updated last month
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆115Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated last month
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆84Updated 3 weeks ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆77Updated 2 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆240Updated 8 months ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆87Updated 11 months ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆173Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆190Updated 2 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆99Updated 3 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆124Updated 8 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆128Updated this week
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆96Updated 3 years ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆213Updated this week
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆120Updated 7 months ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆58Updated 4 years ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆151Updated last week
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆136Updated 4 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆305Updated last year
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated last week
• OSVVM / Documentation
  OSVVM Documentation
  ☆34Updated this week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆105Updated last month
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆70Updated 9 months ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆179Updated 6 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆138Updated last month
• ZipCPU / vgasim
  A Video display simulator
  ☆170Updated last month
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆143Updated 2 years ago