Alternatives and similar repositories for vcd

Users that are interested in vcd are comparing it to the libraries listed below

• pieter3d / simview
  ☆79Updated last year
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆117Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆78Updated 3 years ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆175Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 10 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆147Updated 3 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆61Updated 2 months ago
• ZipCPU / vgasim
  A Video display simulator
  ☆171Updated 3 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆215Updated last month
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆65Updated 7 years ago
• ldoolitt / vhd2vl
  ☆136Updated 8 months ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆122Updated 9 months ago
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆137Updated 4 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆153Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆194Updated 2 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆100Updated last week
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆41Updated 6 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆310Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆87Updated last month
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆81Updated 5 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆120Updated last month
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆107Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆75Updated last month
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 8 months ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆123Updated 6 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆94Updated last week
• projf / display_controller
  FPGA display controller with support for VGA, DVI, and HDMI.
  ☆234Updated 5 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆159Updated 5 months ago