Alternatives and similar repositories for rust-vcd

Users that are interested in rust-vcd are comparing it to the libraries listed below

• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆105Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 10 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆24Updated 3 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆82Updated 2 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 6 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 4 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆93Updated last month
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆101Updated this week
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆70Updated 9 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 10 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆341Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆252Updated last year
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 10 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆49Updated last year
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆176Updated last year
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• antmicro / sv-bugpoint
  ☆34Updated 2 weeks ago
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆44Updated 4 years ago