kevinmehall / rust-vcdLinks
Read and write VCD (Value Change Dump) files in Rust
☆44Updated last year
Alternatives and similar repositories for rust-vcd
Users that are interested in rust-vcd are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆102Updated this week
- Verilator Porcelain☆49Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 11 months ago
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 8 months ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆264Updated 5 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆74Updated last month
- An HDL embedded in Rust.☆202Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆92Updated 2 months ago
- Logic circuit analysis and optimization☆42Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆33Updated last week
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- The LLHD reference simulator.☆39Updated 5 years ago
- VHDL Language Support for VSCode☆70Updated 8 months ago
- A SystemVerilog language server based on the Slang library.☆70Updated this week
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated 2 weeks ago
- Verilog parsing and generator crate.☆21Updated 5 years ago
- A dependency management tool for hardware projects.☆336Updated last week
- A Rust embedded HAL crate for LiteX cores☆31Updated last week
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆44Updated 3 years ago
- Hardware generator debugger☆77Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆48Updated last year
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Updated 9 months ago
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- Integrated Circuit Layout☆57Updated 9 months ago
- Verilog AST☆21Updated 2 years ago
- mantle library☆44Updated 2 years ago