Read and write VCD (Value Change Dump) files in Rust
☆45Feb 27, 2024Updated 2 years ago
Alternatives and similar repositories for rust-vcd
Users that are interested in rust-vcd are comparing it to the libraries listed below
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated last month
- Python package for writing Value Change Dump (VCD) files.☆131Nov 10, 2024Updated last year
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated last month
- ☆30Jan 18, 2023Updated 3 years ago
- Experimental applications using the Fuse cross-platform tool☆11Oct 29, 2015Updated 10 years ago
- ☆12Sep 20, 2022Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- A nicer HDL.☆98Apr 8, 2017Updated 8 years ago
- A simple digital waveform viewer with vi-like key bindings.☆144Mar 7, 2025Updated 11 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆16Jan 25, 2026Updated last month
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- 8x8 monochrome bitmap fonts for rendering. Implemented in Rust.☆18Apr 5, 2021Updated 4 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- ☆20Updated this week
- sample VCD files☆43Feb 13, 2026Updated 3 weeks ago
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- Linux UIO Library in Rust☆20Dec 2, 2025Updated 3 months ago
- VCD file (Value Change Dump) command line viewer☆120Nov 9, 2025Updated 3 months ago
- ☆19Jul 12, 2024Updated last year
- A Rust interface for the Nordic PPK2☆20Jun 13, 2025Updated 8 months ago
- Beautiful Digital Timing Diagrams with Rust☆88Dec 21, 2024Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 2 months ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆106Feb 12, 2025Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆56Feb 16, 2026Updated 2 weeks ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago