kevinmehall / rust-vcdLinks
Read and write VCD (Value Change Dump) files in Rust
☆44Updated last year
Alternatives and similar repositories for rust-vcd
Users that are interested in rust-vcd are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆76Updated 2 weeks ago
- Verilator Porcelain☆48Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆138Updated 4 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 7 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆262Updated last month
- An HDL embedded in Rust.☆199Updated last year
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆54Updated last month
- Logic circuit analysis and optimization☆43Updated 3 weeks ago
- End-to-end synthesis and P&R toolchain☆86Updated 2 weeks ago
- 21st century electronic design automation tools, written in Rust.☆31Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- The LLHD reference simulator.☆39Updated 4 years ago
- VHDL Language Support for VSCode☆67Updated 4 months ago
- Hardware generator debugger☆74Updated last year
- A Rust embedded HAL crate for LiteX cores☆31Updated last month
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- A dependency management tool for hardware projects.☆314Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated 3 weeks ago
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆21Updated 5 months ago
- ☆79Updated last year
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- WAL enables programmable waveform analysis.☆155Updated last month
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 2 months ago
- Verilog parsing and generator crate.☆21Updated 5 years ago
- SystemVerilog linter☆354Updated 3 weeks ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 10 months ago