Alternatives and similar repositories for rust-vcd:

Users that are interested in rust-vcd are comparing it to the libraries listed below

• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆42Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 2 weeks ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆133Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆85Updated 3 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆253Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆196Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆77Updated 3 months ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆57Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆53Updated 2 months ago
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆18Updated this week
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated last week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆30Updated 2 months ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆20Updated 4 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆221Updated 3 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated 11 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆16Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆120Updated 3 months ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated last week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated 3 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 4 years ago
• chipsalliance / espresso
  ☆37Updated 11 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆72Updated this week
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆108Updated 3 weeks ago