kevinmehall / rust-vcdLinks
Read and write VCD (Value Change Dump) files in Rust
☆44Updated last year
Alternatives and similar repositories for rust-vcd
Users that are interested in rust-vcd are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- Verilator Porcelain☆49Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 7 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- Logic circuit analysis and optimization☆42Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- An HDL embedded in Rust.☆200Updated last year
- A SystemVerilog language server based on the Slang library.☆47Updated last week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆69Updated last week
- The LLHD reference simulator.☆39Updated 5 years ago
- End-to-end synthesis and P&R toolchain☆89Updated last month
- Hardware generator debugger☆76Updated last year
- VHDL Language Support for VSCode☆68Updated 6 months ago
- Integrated Circuit Layout☆54Updated 8 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated last month
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- A dependency management tool for hardware projects.☆329Updated 2 weeks ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- RISC-V out-of-order core for education and research purposes☆65Updated 3 weeks ago
- An innovative Verilog-A compiler☆167Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- WAL enables programmable waveform analysis.☆157Updated last week
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Updated 7 months ago
- A Verilog Filelist parser in Rust☆11Updated 3 years ago
- ☆85Updated last week