kevinmehall / rust-vcdLinks
Read and write VCD (Value Change Dump) files in Rust
☆43Updated last year
Alternatives and similar repositories for rust-vcd
Users that are interested in rust-vcd are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆70Updated this week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- A simple digital waveform viewer with vi-like key bindings.☆139Updated 3 months ago
- Verilator Porcelain☆47Updated last year
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆48Updated 2 weeks ago
- The LLHD reference simulator.☆39Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- An HDL embedded in Rust.☆199Updated last year
- End-to-end synthesis and P&R toolchain☆85Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆260Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Logic circuit analysis and optimization☆40Updated 8 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated last week
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 3 weeks ago
- Hardware generator debugger☆74Updated last year
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆20Updated 3 months ago
- WAL enables programmable waveform analysis.☆154Updated 2 weeks ago
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 9 months ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆38Updated 10 months ago
- Naive Educational RISC V processor☆84Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- SystemVerilog frontend for Yosys☆123Updated this week
- SystemVerilog synthesis tool☆196Updated 3 months ago
- PicoRV☆44Updated 5 years ago
- VHDL Language Support for VSCode☆67Updated 2 months ago