Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
☆67Oct 19, 2025Updated 4 months ago
Alternatives and similar repositories for vcdvcd
Users that are interested in vcdvcd are comparing it to the libraries listed below
Sorting:
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- Python package for writing Value Change Dump (VCD) files.☆131Nov 10, 2024Updated last year
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆26Feb 16, 2026Updated 2 weeks ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆12Mar 8, 2020Updated 5 years ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆12Jun 18, 2025Updated 8 months ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆17Feb 19, 2025Updated last year
- Collection of FreeCAD-OpenEMS-Export plugin projects for PCB Signal Integrity analysis.☆24Aug 30, 2025Updated 6 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- ☆18Jan 21, 2026Updated last month
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Nov 23, 2025Updated 3 months ago
- KiCad Test Fixture Generator☆16Mar 16, 2025Updated 11 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Vanilla single-precision radix-2 FFT for the ESP32.☆17Apr 16, 2025Updated 10 months ago
- High quality and composable RTL libraries in SystemVerilog☆31Updated this week
- sample VCD files☆43Feb 13, 2026Updated 2 weeks ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Mar 29, 2021Updated 4 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 5 years ago
- Příklady ke knize Data, čipy, procesory☆19Nov 16, 2020Updated 5 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago