Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
☆69Oct 19, 2025Updated 8 months ago
Alternatives and similar repositories for vcdvcd
Users that are interested in vcdvcd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated last month
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆17Nov 19, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 6 months ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- Altium design files for WISP 6, including the basic sensor node and add-on boards☆15Apr 28, 2026Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 3 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 4 months ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆17Feb 19, 2025Updated last year
- Collection of FreeCAD-OpenEMS-Export plugin projects for PCB Signal Integrity analysis.☆24Aug 30, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Urho3D extra minimal examples and demos. Tested in Ubuntu 18.04.☆11Feb 25, 2022Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Jun 22, 2026Updated last week
- Exploring gate level simulation☆58Mar 27, 2026Updated 3 months ago
- sample VCD files☆44Feb 13, 2026Updated 4 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Jun 20, 2026Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆13Jun 18, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- KiCad Test Fixture Generator☆16Mar 16, 2025Updated last year
- Branches contain some experiments. lkmc-* branches are for: https://github.com/cirosantilli/linux-kernel-module-cheat☆12Mar 13, 2022Updated 4 years ago
- Source for: https://cirosantilli.com and https://ourbigbook.com/cirosantilli Build HTML with https://github.com/ourbigbook/ourbigbook wit…☆52Jun 14, 2026Updated 2 weeks ago
- Expired domain names by day 2017 (EDNBD) https://cirosantilli.com/cia-2010-covert-communication-websites#expired-domain-trackers☆10Mar 8, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Git version control tutorial.☆14Aug 7, 2020Updated 5 years ago
- Pure Python async code for talking to the BitScope micro☆16Aug 9, 2021Updated 4 years ago
- MOVED TO: https://cirosantilli.com#how-to-teach☆12Jul 27, 2019Updated 6 years ago
- ☆36May 21, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Mar 29, 2021Updated 5 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 months ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆55Dec 26, 2023Updated 2 years ago