Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
☆69Oct 19, 2025Updated 7 months ago
Alternatives and similar repositories for vcdvcd
Users that are interested in vcdvcd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 weeks ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- Python package for writing Value Change Dump (VCD) files.☆135Nov 10, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆17Nov 19, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 5 months ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated last year
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 3 years ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Urho3D extra minimal examples and demos. Tested in Ubuntu 18.04.☆11Feb 25, 2022Updated 4 years ago
- High quality and composable RTL libraries in SystemVerilog☆33Updated this week
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Mar 10, 2026Updated 3 months ago
- sample VCD files☆43Feb 13, 2026Updated 3 months ago
- Exploring gate level simulation☆58Mar 27, 2026Updated 2 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13May 19, 2026Updated 3 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- LiteX-based gateware for LimeSDR boards.☆21Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- KiCad Test Fixture Generator☆16Mar 16, 2025Updated last year
- Branches contain some experiments. lkmc-* branches are for: https://github.com/cirosantilli/linux-kernel-module-cheat☆12Mar 13, 2022Updated 4 years ago
- Source for: https://cirosantilli.com and https://ourbigbook.com/cirosantilli Build HTML with https://github.com/ourbigbook/ourbigbook wit…☆51May 30, 2026Updated last week
- ☆19May 20, 2026Updated 3 weeks ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆130Jul 22, 2021Updated 4 years ago
- Pure Python async code for talking to the BitScope micro☆16Aug 9, 2021Updated 4 years ago
- MOVED TO: https://cirosantilli.com#how-to-teach☆12Jul 27, 2019Updated 6 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆35May 21, 2026Updated 3 weeks ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆18Dec 27, 2021Updated 4 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Mar 29, 2021Updated 5 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last month