avidan-efody / wave_rerunnerLinks
Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
☆61Updated 3 years ago
Alternatives and similar repositories for wave_rerunner
Users that are interested in wave_rerunner are comparing it to the libraries listed below
Sorting:
- ideas and eda software for vlsi design☆50Updated this week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆67Updated this week
- Generate UVM register model from compiled SystemRDL input☆57Updated 9 months ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆122Updated 3 weeks ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 8 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago